/* * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved. * SPDX-License-Identifier: ISC */ #ifndef _RX_REO_QUEUE_1K_H_ #define _RX_REO_QUEUE_1K_H_ #if !defined(__ASSEMBLER__) #endif #include "uniform_descriptor_header.h" #define NUM_OF_DWORDS_RX_REO_QUEUE_1K 32 struct rx_reo_queue_1k { #ifndef WIFI_BIT_ORDER_BIG_ENDIAN struct uniform_descriptor_header descriptor_header; uint32_t rx_bitmap_319_288 : 32; uint32_t rx_bitmap_351_320 : 32; uint32_t rx_bitmap_383_352 : 32; uint32_t rx_bitmap_415_384 : 32; uint32_t rx_bitmap_447_416 : 32; uint32_t rx_bitmap_479_448 : 32; uint32_t rx_bitmap_511_480 : 32; uint32_t rx_bitmap_543_512 : 32; uint32_t rx_bitmap_575_544 : 32; uint32_t rx_bitmap_607_576 : 32; uint32_t rx_bitmap_639_608 : 32; uint32_t rx_bitmap_671_640 : 32; uint32_t rx_bitmap_703_672 : 32; uint32_t rx_bitmap_735_704 : 32; uint32_t rx_bitmap_767_736 : 32; uint32_t rx_bitmap_799_768 : 32; uint32_t rx_bitmap_831_800 : 32; uint32_t rx_bitmap_863_832 : 32; uint32_t rx_bitmap_895_864 : 32; uint32_t rx_bitmap_927_896 : 32; uint32_t rx_bitmap_959_928 : 32; uint32_t rx_bitmap_991_960 : 32; uint32_t rx_bitmap_1023_992 : 32; uint32_t reserved_24 : 32; uint32_t reserved_25 : 32; uint32_t reserved_26 : 32; uint32_t reserved_27 : 32; uint32_t reserved_28 : 32; uint32_t reserved_29 : 32; uint32_t reserved_30 : 32; uint32_t reserved_31 : 32; #else struct uniform_descriptor_header descriptor_header; uint32_t rx_bitmap_319_288 : 32; uint32_t rx_bitmap_351_320 : 32; uint32_t rx_bitmap_383_352 : 32; uint32_t rx_bitmap_415_384 : 32; uint32_t rx_bitmap_447_416 : 32; uint32_t rx_bitmap_479_448 : 32; uint32_t rx_bitmap_511_480 : 32; uint32_t rx_bitmap_543_512 : 32; uint32_t rx_bitmap_575_544 : 32; uint32_t rx_bitmap_607_576 : 32; uint32_t rx_bitmap_639_608 : 32; uint32_t rx_bitmap_671_640 : 32; uint32_t rx_bitmap_703_672 : 32; uint32_t rx_bitmap_735_704 : 32; uint32_t rx_bitmap_767_736 : 32; uint32_t rx_bitmap_799_768 : 32; uint32_t rx_bitmap_831_800 : 32; uint32_t rx_bitmap_863_832 : 32; uint32_t rx_bitmap_895_864 : 32; uint32_t rx_bitmap_927_896 : 32; uint32_t rx_bitmap_959_928 : 32; uint32_t rx_bitmap_991_960 : 32; uint32_t rx_bitmap_1023_992 : 32; uint32_t reserved_24 : 32; uint32_t reserved_25 : 32; uint32_t reserved_26 : 32; uint32_t reserved_27 : 32; uint32_t reserved_28 : 32; uint32_t reserved_29 : 32; uint32_t reserved_30 : 32; uint32_t reserved_31 : 32; #endif }; #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_OWNER_OFFSET 0x00000000 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_OWNER_LSB 0 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_OWNER_MSB 3 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_OWNER_MASK 0x0000000f #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_BUFFER_TYPE_OFFSET 0x00000000 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_BUFFER_TYPE_LSB 4 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_BUFFER_TYPE_MSB 7 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_BUFFER_TYPE_MASK 0x000000f0 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_TX_MPDU_QUEUE_NUMBER_OFFSET 0x00000000 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_TX_MPDU_QUEUE_NUMBER_LSB 8 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_TX_MPDU_QUEUE_NUMBER_MSB 27 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_TX_MPDU_QUEUE_NUMBER_MASK 0x0fffff00 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_RESERVED_0A_OFFSET 0x00000000 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_RESERVED_0A_LSB 28 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_RESERVED_0A_MSB 31 #define RX_REO_QUEUE_1K_DESCRIPTOR_HEADER_RESERVED_0A_MASK 0xf0000000 #define RX_REO_QUEUE_1K_RX_BITMAP_319_288_OFFSET 0x00000004 #define RX_REO_QUEUE_1K_RX_BITMAP_319_288_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_319_288_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_319_288_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_351_320_OFFSET 0x00000008 #define RX_REO_QUEUE_1K_RX_BITMAP_351_320_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_351_320_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_351_320_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_383_352_OFFSET 0x0000000c #define RX_REO_QUEUE_1K_RX_BITMAP_383_352_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_383_352_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_383_352_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_415_384_OFFSET 0x00000010 #define RX_REO_QUEUE_1K_RX_BITMAP_415_384_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_415_384_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_415_384_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_447_416_OFFSET 0x00000014 #define RX_REO_QUEUE_1K_RX_BITMAP_447_416_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_447_416_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_447_416_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_479_448_OFFSET 0x00000018 #define RX_REO_QUEUE_1K_RX_BITMAP_479_448_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_479_448_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_479_448_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_511_480_OFFSET 0x0000001c #define RX_REO_QUEUE_1K_RX_BITMAP_511_480_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_511_480_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_511_480_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_543_512_OFFSET 0x00000020 #define RX_REO_QUEUE_1K_RX_BITMAP_543_512_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_543_512_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_543_512_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_575_544_OFFSET 0x00000024 #define RX_REO_QUEUE_1K_RX_BITMAP_575_544_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_575_544_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_575_544_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_607_576_OFFSET 0x00000028 #define RX_REO_QUEUE_1K_RX_BITMAP_607_576_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_607_576_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_607_576_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_639_608_OFFSET 0x0000002c #define RX_REO_QUEUE_1K_RX_BITMAP_639_608_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_639_608_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_639_608_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_671_640_OFFSET 0x00000030 #define RX_REO_QUEUE_1K_RX_BITMAP_671_640_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_671_640_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_671_640_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_703_672_OFFSET 0x00000034 #define RX_REO_QUEUE_1K_RX_BITMAP_703_672_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_703_672_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_703_672_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_735_704_OFFSET 0x00000038 #define RX_REO_QUEUE_1K_RX_BITMAP_735_704_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_735_704_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_735_704_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_767_736_OFFSET 0x0000003c #define RX_REO_QUEUE_1K_RX_BITMAP_767_736_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_767_736_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_767_736_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_799_768_OFFSET 0x00000040 #define RX_REO_QUEUE_1K_RX_BITMAP_799_768_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_799_768_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_799_768_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_831_800_OFFSET 0x00000044 #define RX_REO_QUEUE_1K_RX_BITMAP_831_800_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_831_800_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_831_800_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_863_832_OFFSET 0x00000048 #define RX_REO_QUEUE_1K_RX_BITMAP_863_832_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_863_832_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_863_832_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_895_864_OFFSET 0x0000004c #define RX_REO_QUEUE_1K_RX_BITMAP_895_864_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_895_864_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_895_864_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_927_896_OFFSET 0x00000050 #define RX_REO_QUEUE_1K_RX_BITMAP_927_896_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_927_896_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_927_896_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_959_928_OFFSET 0x00000054 #define RX_REO_QUEUE_1K_RX_BITMAP_959_928_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_959_928_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_959_928_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_991_960_OFFSET 0x00000058 #define RX_REO_QUEUE_1K_RX_BITMAP_991_960_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_991_960_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_991_960_MASK 0xffffffff #define RX_REO_QUEUE_1K_RX_BITMAP_1023_992_OFFSET 0x0000005c #define RX_REO_QUEUE_1K_RX_BITMAP_1023_992_LSB 0 #define RX_REO_QUEUE_1K_RX_BITMAP_1023_992_MSB 31 #define RX_REO_QUEUE_1K_RX_BITMAP_1023_992_MASK 0xffffffff #define RX_REO_QUEUE_1K_RESERVED_24_OFFSET 0x00000060 #define RX_REO_QUEUE_1K_RESERVED_24_LSB 0 #define RX_REO_QUEUE_1K_RESERVED_24_MSB 31 #define RX_REO_QUEUE_1K_RESERVED_24_MASK 0xffffffff #define RX_REO_QUEUE_1K_RESERVED_25_OFFSET 0x00000064 #define RX_REO_QUEUE_1K_RESERVED_25_LSB 0 #define RX_REO_QUEUE_1K_RESERVED_25_MSB 31 #define RX_REO_QUEUE_1K_RESERVED_25_MASK 0xffffffff #define RX_REO_QUEUE_1K_RESERVED_26_OFFSET 0x00000068 #define RX_REO_QUEUE_1K_RESERVED_26_LSB 0 #define RX_REO_QUEUE_1K_RESERVED_26_MSB 31 #define RX_REO_QUEUE_1K_RESERVED_26_MASK 0xffffffff #define RX_REO_QUEUE_1K_RESERVED_27_OFFSET 0x0000006c #define RX_REO_QUEUE_1K_RESERVED_27_LSB 0 #define RX_REO_QUEUE_1K_RESERVED_27_MSB 31 #define RX_REO_QUEUE_1K_RESERVED_27_MASK 0xffffffff #define RX_REO_QUEUE_1K_RESERVED_28_OFFSET 0x00000070 #define RX_REO_QUEUE_1K_RESERVED_28_LSB 0 #define RX_REO_QUEUE_1K_RESERVED_28_MSB 31 #define RX_REO_QUEUE_1K_RESERVED_28_MASK 0xffffffff #define RX_REO_QUEUE_1K_RESERVED_29_OFFSET 0x00000074 #define RX_REO_QUEUE_1K_RESERVED_29_LSB 0 #define RX_REO_QUEUE_1K_RESERVED_29_MSB 31 #define RX_REO_QUEUE_1K_RESERVED_29_MASK 0xffffffff #define RX_REO_QUEUE_1K_RESERVED_30_OFFSET 0x00000078 #define RX_REO_QUEUE_1K_RESERVED_30_LSB 0 #define RX_REO_QUEUE_1K_RESERVED_30_MSB 31 #define RX_REO_QUEUE_1K_RESERVED_30_MASK 0xffffffff #define RX_REO_QUEUE_1K_RESERVED_31_OFFSET 0x0000007c #define RX_REO_QUEUE_1K_RESERVED_31_LSB 0 #define RX_REO_QUEUE_1K_RESERVED_31_MSB 31 #define RX_REO_QUEUE_1K_RESERVED_31_MASK 0xffffffff #endif