Home
last modified time | relevance | path

Searched defs:reo_flush_queue (Results 1 – 25 of 26) sorted by relevance

12

/wlan-driver/fw-api/hw/qcn9000/
H A Dreo_flush_queue.h41 struct reo_flush_queue { struct
42 struct uniform_reo_cmd_header cmd_header;
43 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
44 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
45 block_desc_addr_usage_after_flush: 1, //[8]
46 block_resource_index : 2, //[10:9]
47 invalidate_queue_and_flush : 1, //[11]
48 reserved_2a : 20; //[31:12]
49 uint32_t reserved_3a : 32; //[31:0]
50 uint32_t reserved_4a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca6750/v1/
H A Dreo_flush_queue.h48 struct reo_flush_queue { struct
49 struct uniform_reo_cmd_header cmd_header;
50 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
51 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
52 block_desc_addr_usage_after_flush: 1, //[8]
53 block_resource_index : 2, //[10:9]
54 invalidate_queue_and_flush : 1, //[11]
55 reserved_2a : 20; //[31:12]
56 uint32_t reserved_3a : 32; //[31:0]
57 uint32_t reserved_4a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca9574/
H A Dreo_flush_queue.h47 struct reo_flush_queue { struct
48 struct uniform_reo_cmd_header cmd_header;
49 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
50 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
51 block_desc_addr_usage_after_flush: 1, //[8]
52 block_resource_index : 2, //[10:9]
53 invalidate_queue_and_flush : 1, //[11]
54 reserved_2a : 20; //[31:12]
55 uint32_t reserved_3a : 32; //[31:0]
56 uint32_t reserved_4a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca5018/
H A Dreo_flush_queue.h41 struct reo_flush_queue { struct
42 struct uniform_reo_cmd_header cmd_header;
43 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
44 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
45 block_desc_addr_usage_after_flush: 1, //[8]
46 block_resource_index : 2, //[10:9]
47 invalidate_queue_and_flush : 1, //[11]
48 reserved_2a : 20; //[31:12]
49 uint32_t reserved_3a : 32; //[31:0]
50 uint32_t reserved_4a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qcn6122/
H A Dreo_flush_queue.h41 struct reo_flush_queue { struct
42 struct uniform_reo_cmd_header cmd_header;
43 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
44 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
45 block_desc_addr_usage_after_flush: 1, //[8]
46 block_resource_index : 2, //[10:9]
47 invalidate_queue_and_flush : 1, //[11]
48 reserved_2a : 20; //[31:12]
49 uint32_t reserved_3a : 32; //[31:0]
50 uint32_t reserved_4a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca8074/v2/
H A Dreo_flush_queue.h47 struct reo_flush_queue { struct
48 struct uniform_reo_cmd_header cmd_header;
49 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
50 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
51 block_desc_addr_usage_after_flush: 1, //[8]
52 block_resource_index : 2, //[10:9]
53 invalidate_queue_and_flush : 1, //[11]
54 reserved_2a : 20; //[31:12]
55 uint32_t reserved_3a : 32; //[31:0]
56 uint32_t reserved_4a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/wcn6450/v1/
H A Dreo_flush_queue.h31 struct reo_flush_queue { struct
32 struct uniform_reo_cmd_header cmd_header;
33 uint32_t flush_desc_addr_31_0 : 32;
34 uint32_t flush_desc_addr_39_32 : 8,
35 block_desc_addr_usage_after_flush: 1,
36 block_resource_index : 2,
37 invalidate_queue_and_flush : 1,
38 reserved_2a : 20;
39 uint32_t reserved_3a : 32;
40 uint32_t reserved_4a : 32;
[all …]
/wlan-driver/fw-api/hw/qca6490/v1/
H A Dreo_flush_queue.h48 struct reo_flush_queue { struct
49 struct uniform_reo_cmd_header cmd_header;
50 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
51 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
52 block_desc_addr_usage_after_flush: 1, //[8]
53 block_resource_index : 2, //[10:9]
54 invalidate_queue_and_flush : 1, //[11]
55 reserved_2a : 20; //[31:12]
56 uint32_t reserved_3a : 32; //[31:0]
57 uint32_t reserved_4a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca6290/11ax/v1/
H A Dreo_flush_queue.h43 struct reo_flush_queue { struct
44 struct uniform_reo_cmd_header cmd_header;
45 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
46 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
47 block_desc_addr_usage_after_flush: 1, //[8]
48 block_resource_index : 2, //[10:9]
49 reserved_2a : 21; //[31:11]
50 uint32_t reserved_3a : 32; //[31:0]
51 uint32_t reserved_4a : 32; //[31:0]
52 uint32_t reserved_5a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca6290/11ax/v2/
H A Dreo_flush_queue.h43 struct reo_flush_queue { struct
44 struct uniform_reo_cmd_header cmd_header;
45 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
46 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
47 block_desc_addr_usage_after_flush: 1, //[8]
48 block_resource_index : 2, //[10:9]
49 reserved_2a : 21; //[31:11]
50 uint32_t reserved_3a : 32; //[31:0]
51 uint32_t reserved_4a : 32; //[31:0]
52 uint32_t reserved_5a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca8074/v1/
H A Dreo_flush_queue.h47 struct reo_flush_queue { struct
48 struct uniform_reo_cmd_header cmd_header;
49 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
50 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
51 block_desc_addr_usage_after_flush: 1, //[8]
52 block_resource_index : 2, //[10:9]
53 reserved_2a : 21; //[31:11]
54 uint32_t reserved_3a : 32; //[31:0]
55 uint32_t reserved_4a : 32; //[31:0]
56 uint32_t reserved_5a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca6390/v1/
H A Dreo_flush_queue.h43 struct reo_flush_queue { struct
44 struct uniform_reo_cmd_header cmd_header;
45 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
46 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
47 block_desc_addr_usage_after_flush: 1, //[8]
48 block_resource_index : 2, //[10:9]
49 reserved_2a : 21; //[31:11]
50 uint32_t reserved_3a : 32; //[31:0]
51 uint32_t reserved_4a : 32; //[31:0]
52 uint32_t reserved_5a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca6290/v2/
H A Dreo_flush_queue.h48 struct reo_flush_queue { struct
49 struct uniform_reo_cmd_header cmd_header;
50 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
51 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
52 block_desc_addr_usage_after_flush: 1, //[8]
53 block_resource_index : 2, //[10:9]
54 reserved_2a : 21; //[31:11]
55 uint32_t reserved_3a : 32; //[31:0]
56 uint32_t reserved_4a : 32; //[31:0]
57 uint32_t reserved_5a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/qca6290/v1/
H A Dreo_flush_queue.h48 struct reo_flush_queue { struct
49 struct uniform_reo_cmd_header cmd_header;
50 uint32_t flush_desc_addr_31_0 : 32; //[31:0]
51 uint32_t flush_desc_addr_39_32 : 8, //[7:0]
52 block_desc_addr_usage_after_flush: 1, //[8]
53 block_resource_index : 2, //[10:9]
54 reserved_2a : 21; //[31:11]
55 uint32_t reserved_3a : 32; //[31:0]
56 uint32_t reserved_4a : 32; //[31:0]
57 uint32_t reserved_5a : 32; //[31:0]
[all …]
/wlan-driver/fw-api/hw/kiwi/v1/
H A Dreo_flush_queue.h41 struct reo_flush_queue { struct
42 struct uniform_reo_cmd_header cmd_header;
43 uint32_t flush_desc_addr_31_0 : 32;
44 uint32_t flush_desc_addr_39_32 : 8,
45 block_desc_addr_usage_after_flush : 1,
46 block_resource_index : 2,
47 invalidate_queue_and_flush : 1,
48 reserved_2a : 20;
49 uint32_t reserved_3a : 32;
50 uint32_t reserved_4a : 32;
[all …]
/wlan-driver/fw-api/hw/qca5424/
H A Dreo_flush_queue.h30 struct reo_flush_queue { struct
32 struct uniform_reo_cmd_header cmd_header;
33 uint32_t flush_desc_addr_31_0 : 32;
34 uint32_t flush_desc_addr_39_32 : 8,
35 block_desc_addr_usage_after_flush : 1,
36 block_resource_index : 2,
37 reserved_2a : 21;
38 uint32_t reserved_3a : 32;
39 uint32_t reserved_4a : 32;
40 uint32_t reserved_5a : 32;
[all …]
/wlan-driver/fw-api/hw/qcn9224/v2/
H A Dreo_flush_queue.h37 struct reo_flush_queue { struct
39 struct uniform_reo_cmd_header cmd_header;
40 uint32_t flush_desc_addr_31_0 : 32;
41 uint32_t flush_desc_addr_39_32 : 8,
42 block_desc_addr_usage_after_flush : 1,
43 block_resource_index : 2,
44 reserved_2a : 21;
45 uint32_t reserved_3a : 32;
46 uint32_t reserved_4a : 32;
47 uint32_t reserved_5a : 32;
[all …]
/wlan-driver/fw-api/hw/qcn9224/v1/
H A Dreo_flush_queue.h37 struct reo_flush_queue { struct
39 struct uniform_reo_cmd_header cmd_header;
40 uint32_t flush_desc_addr_31_0 : 32;
41 uint32_t flush_desc_addr_39_32 : 8,
42 block_desc_addr_usage_after_flush : 1,
43 block_resource_index : 2,
44 reserved_2a : 21;
45 uint32_t reserved_3a : 32;
46 uint32_t reserved_4a : 32;
47 uint32_t reserved_5a : 32;
[all …]
/wlan-driver/fw-api/hw/qcn6432/
H A Dreo_flush_queue.h28 struct reo_flush_queue { struct
30 struct uniform_reo_cmd_header cmd_header;
31 uint32_t flush_desc_addr_31_0 : 32; // [31:0]
32 uint32_t flush_desc_addr_39_32 : 8, // [7:0]
33 block_desc_addr_usage_after_flush : 1, // [8:8]
34 block_resource_index : 2, // [10:9]
35 reserved_2a : 21; // [31:11]
36 uint32_t reserved_3a : 32; // [31:0]
37 uint32_t reserved_4a : 32; // [31:0]
38 uint32_t reserved_5a : 32; // [31:0]
[all …]
/wlan-driver/fw-api/hw/kiwi/v2/
H A Dreo_flush_queue.h32 struct reo_flush_queue { struct
34 struct uniform_reo_cmd_header cmd_header;
35 uint32_t flush_desc_addr_31_0 : 32;
36 uint32_t flush_desc_addr_39_32 : 8,
37 block_desc_addr_usage_after_flush : 1,
38 block_resource_index : 2,
39 reserved_2a : 21;
40 uint32_t reserved_3a : 32;
41 uint32_t reserved_4a : 32;
42 uint32_t reserved_5a : 32;
[all …]
/wlan-driver/fw-api/hw/qca5332/
H A Dreo_flush_queue.h37 struct reo_flush_queue { struct
39 struct uniform_reo_cmd_header cmd_header;
40 uint32_t flush_desc_addr_31_0 : 32; // [31:0]
41 uint32_t flush_desc_addr_39_32 : 8, // [7:0]
42 block_desc_addr_usage_after_flush : 1, // [8:8]
43 block_resource_index : 2, // [10:9]
44 reserved_2a : 21; // [31:11]
45 uint32_t reserved_3a : 32; // [31:0]
46 uint32_t reserved_4a : 32; // [31:0]
47 uint32_t reserved_5a : 32; // [31:0]
[all …]
/wlan-driver/fw-api/hw/peach/v2/
H A Dreo_flush_queue.h24 struct reo_flush_queue { struct
26 struct uniform_reo_cmd_header cmd_header;
27 uint32_t flush_desc_addr_31_0 : 32;
28 uint32_t flush_desc_addr_39_32 : 8,
29 block_desc_addr_usage_after_flush : 1,
30 block_resource_index : 2,
31 reserved_2a : 21;
32 uint32_t reserved_3a : 32;
33 uint32_t reserved_4a : 32;
34 uint32_t reserved_5a : 32;
[all …]
/wlan-driver/fw-api/hw/peach/v1/
H A Dreo_flush_queue.h24 struct reo_flush_queue { struct
26 struct uniform_reo_cmd_header cmd_header;
27 uint32_t flush_desc_addr_31_0 : 32;
28 uint32_t flush_desc_addr_39_32 : 8,
29 block_desc_addr_usage_after_flush : 1,
30 block_resource_index : 2,
31 reserved_2a : 21;
32 uint32_t reserved_3a : 32;
33 uint32_t reserved_4a : 32;
34 uint32_t reserved_5a : 32;
[all …]
/wlan-driver/fw-api/hw/qcc2072/v1/
H A Dreo_flush_queue.h24 struct reo_flush_queue { struct
26 struct uniform_reo_cmd_header cmd_header;
27 uint32_t flush_desc_addr_31_0 : 32;
28 uint32_t flush_desc_addr_39_32 : 8,
29 block_desc_addr_usage_after_flush : 1,
30 block_resource_index : 2,
31 reserved_2a : 21;
32 uint32_t reserved_3a : 32;
33 uint32_t reserved_4a : 32;
34 uint32_t reserved_5a : 32;
[all …]
/wlan-driver/fw-api/hw/wcn7750/v1/
H A Dreo_flush_queue.h24 struct reo_flush_queue { struct
26 struct uniform_reo_cmd_header cmd_header;
27 uint32_t flush_desc_addr_31_0 : 32;
28 uint32_t flush_desc_addr_39_32 : 8,
29 block_desc_addr_usage_after_flush : 1,
30 block_resource_index : 2,
31 reserved_2a : 21;
32 uint32_t reserved_3a : 32;
33 uint32_t reserved_4a : 32;
34 uint32_t reserved_5a : 32;
[all …]

12