Home
last modified time | relevance | path

Searched refs:CLK_DIVIDER_ONE_BASED (Results 1 – 18 of 18) sorted by relevance

/linux-4.19.296/drivers/clk/zynq/
Dclkc.c150 0, fclk_ctrl_reg, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_register_fclk()
155 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_register_fclk()
207 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, lock); in zynq_clk_register_periph_clk()
295 SLCR_ARM_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
339 SLCR_DDR_CLK_CTRL, 26, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
345 SLCR_DDR_CLK_CTRL, 20, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
352 SLCR_DCI_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
356 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_setup()
403 SLCR_GEM0_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | in zynq_clk_setup()
407 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in zynq_clk_setup()
[all …]
/linux-4.19.296/drivers/clk/loongson1/
Dclk-loongson1b.c66 CLK_DIVIDER_ONE_BASED | in ls1x_clk_init()
83 DIV_DC_WIDTH, CLK_DIVIDER_ONE_BASED, &_lock); in ls1x_clk_init()
99 DIV_DDR_WIDTH, CLK_DIVIDER_ONE_BASED, in ls1x_clk_init()
Dclk-loongson1c.c61 CLK_DIVIDER_ONE_BASED | in ls1x_clk_init()
70 DIV_DC_WIDTH, CLK_DIVIDER_ONE_BASED, &_lock); in ls1x_clk_init()
/linux-4.19.296/drivers/clk/ti/
Ddivider.c44 if (divider->flags & CLK_DIVIDER_ONE_BASED) in _get_maxdiv()
66 if (divider->flags & CLK_DIVIDER_ONE_BASED) in _get_div()
88 if (divider->flags & CLK_DIVIDER_ONE_BASED) in _get_val()
422 div->flags |= CLK_DIVIDER_ONE_BASED; in ti_clk_build_component_div()
455 div_flags |= CLK_DIVIDER_ONE_BASED; in ti_clk_register_divider()
547 if (flags & CLK_DIVIDER_ONE_BASED) in _get_divider_width()
598 *div_flags |= CLK_DIVIDER_ONE_BASED; in ti_clk_divider_populate()
Dadpll.c661 CLK_DIVIDER_ONE_BASED); in ti_adpll_init_children_adpll_s()
704 CLK_DIVIDER_ONE_BASED); in ti_adpll_init_children_adpll_s()
734 CLK_DIVIDER_ONE_BASED); in ti_adpll_init_children_adpll_lj()
/linux-4.19.296/drivers/clk/mmp/
Dclk-mmp2.c337 10, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
368 8, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
391 8, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
410 17, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
438 16, 4, CLK_DIVIDER_ONE_BASED, &clk_lock); in mmp2_clk_init()
Dclk-mix.c33 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_maxdiv()
50 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_div()
87 if (mix->div_flags & CLK_DIVIDER_ONE_BASED) in _get_div_val()
Dclk-of-pxa1928.c156 {0, "sdh_div", "sdh_mux", 0, PXA1928_CLK_SDH0 * 4, 10, 4, CLK_DIVIDER_ONE_BASED, &sdh0_lock},
/linux-4.19.296/drivers/clk/mxs/
Dclk-div.c99 div->divider.flags = CLK_DIVIDER_ONE_BASED; in mxs_clk_div()
/linux-4.19.296/drivers/clk/
Dclk-tango4.c74 base + CPUCLK_DIV, 8, 8, CLK_DIVIDER_ONE_BASED, NULL); in tango4_clkgen_setup()
Dclk-divider.c57 if (flags & CLK_DIVIDER_ONE_BASED) in _get_maxdiv()
80 if (flags & CLK_DIVIDER_ONE_BASED) in _get_div()
105 if (flags & CLK_DIVIDER_ONE_BASED) in _get_val()
Dclk-asm9260.c322 base + dc->reg, 0, 8, CLK_DIVIDER_ONE_BASED, in asm9260_acc_init()
Dclk-nomadik.c548 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in of_nomadik_hclk_setup()
Dclk-stm32h7.c1175 M_CFG_DIV(NULL, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO),
1256 base + RCC_CFGR, 8, 6, CLK_DIVIDER_ONE_BASED | in stm32h7_rcc_init()
/linux-4.19.296/drivers/clk/sunxi/
Dclk-a10-pll2.c74 CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, in sun4i_pll2_setup()
/linux-4.19.296/drivers/clk/nxp/
Dclk-lpc32xx.c941 if (flags & CLK_DIVIDER_ONE_BASED) in _get_div()
1286 CLK_DIVIDER_ONE_BASED),
1292 CLK_DIVIDER_ONE_BASED),
1339 LPC32XX_DEFINE_DIV(SD_DIV, MS_CTRL, 0, 4, NULL, CLK_DIVIDER_ONE_BASED),
/linux-4.19.296/drivers/clk/st/
Dclkgen-pll.c684 div->flags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO; in clkgen_odf_register()
/linux-4.19.296/include/linux/
Dclk-provider.h432 #define CLK_DIVIDER_ONE_BASED BIT(0) macro