Searched refs:CLK_MM_MDP_WROT0 (Results 1 – 6 of 6) sorted by relevance
| /linux-4.19.296/drivers/clk/mediatek/ |
| D | clk-mt6797-mm.c | 65 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| D | clk-mt2712-mm.c | 82 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| D | clk-mt8173.c | 807 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| /linux-4.19.296/include/dt-bindings/clock/ |
| D | mt6797-clk.h | 235 #define CLK_MM_MDP_WROT0 13 macro
|
| D | mt8173-clk.h | 267 #define CLK_MM_MDP_WROT0 12 macro
|
| D | mt2712-clk.h | 320 #define CLK_MM_MDP_WROT0 12 macro
|