Home
last modified time | relevance | path

Searched refs:CLK_TOP_A1SYS_HP_SEL (Results 1 – 4 of 4) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Dmt7622-clk.h90 #define CLK_TOP_A1SYS_HP_SEL 70 macro
Dmt2712-clk.h180 #define CLK_TOP_A1SYS_HP_SEL 141 macro
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt7622.c557 MUX_GATE(CLK_TOP_A1SYS_HP_SEL, "a1sys_hp_sel", a1sys_hp_parents,
Dclk-mt2712.c836 MUX_GATE(CLK_TOP_A1SYS_HP_SEL, "a1sys_hp_sel",