Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL1_DIV3 (Results 1 – 2 of 2) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Dmt8173-clk.h142 #define CLK_TOP_APLL1_DIV3 124 macro
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt8173.c606 DIV_GATE(CLK_TOP_APLL1_DIV3, "apll1_div3", "aud_1_sel", 0x12c, 11, 0x124, 8, 16),