Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL2_DIV5 (Results 1 – 2 of 2) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Dmt8173-clk.h150 #define CLK_TOP_APLL2_DIV5 132 macro
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt8173.c615 DIV_GATE(CLK_TOP_APLL2_DIV5, "apll2_div5", "apll2_div4", 0x12c, 21, 0x12c, 4, 4),