Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL_DIV_PDN3 (Results 1 – 2 of 2) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Dmt2712-clk.h220 #define CLK_TOP_APLL_DIV_PDN3 181 macro
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt2712.c987 GATE_TOP0(CLK_TOP_APLL_DIV_PDN3, "apll_div_pdn3", "tdmo0_sel", 3),