Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_K6_SRC_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Dmt2701-clk.h147 #define CLK_TOP_AUD_K6_SRC_SEL 128 macro
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt2701.c620 MUX_GATE(CLK_TOP_AUD_K6_SRC_SEL, "aud_k6_src_sel", aud_src_parents,