Home
last modified time | relevance | path

Searched refs:CLK_TOP_DI_SEL (Results 1 – 4 of 4) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Dmt2712-clk.h199 #define CLK_TOP_DI_SEL 160 macro
Dmt2701-clk.h123 #define CLK_TOP_DI_SEL 104 macro
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt2701.c562 MUX_GATE(CLK_TOP_DI_SEL, "di_sel", di_parents,
Dclk-mt2712.c879 MUX_GATE(CLK_TOP_DI_SEL, "di_sel",