Home
last modified time | relevance | path

Searched refs:CLK_TOP_MSDC0P_AES_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Dmt2712-clk.h203 #define CLK_TOP_MSDC0P_AES_SEL 164 macro
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt2712.c888 MUX_GATE(CLK_TOP_MSDC0P_AES_SEL, "msdc0p_aes_sel",