Home
last modified time | relevance | path

Searched refs:CLK_TOP_SCP_SEL (Results 1 – 6 of 6) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Dmt7622-clk.h95 #define CLK_TOP_SCP_SEL 75 macro
Dmt8173-clk.h121 #define CLK_TOP_SCP_SEL 103 macro
Dmt2701-clk.h113 #define CLK_TOP_SCP_SEL 94 macro
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt7622.c569 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", ddrphycfg_parents,
Dclk-mt2701.c539 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
Dclk-mt8173.c576 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x0090, 8, 3, 15),