Home
last modified time | relevance | path

Searched refs:MUX (Results 1 – 25 of 41) sorted by relevance

12

/linux-4.19.296/drivers/clk/samsung/
Dclk-exynos5420.c530 MUX(0, "mout_aclk400_isp", mout_group3_5800_p, SRC_TOP0, 0, 3),
531 MUX(0, "mout_aclk400_mscl", mout_group3_5800_p, SRC_TOP0, 4, 3),
532 MUX(0, "mout_aclk400_wcore", mout_group2_5800_p, SRC_TOP0, 16, 3),
533 MUX(0, "mout_aclk100_noc", mout_group1_5800_p, SRC_TOP0, 20, 2),
535 MUX(0, "mout_aclk333_432_gscl", mout_group6_5800_p, SRC_TOP1, 0, 2),
536 MUX(0, "mout_aclk333_432_isp", mout_group6_5800_p, SRC_TOP1, 4, 2),
537 MUX(0, "mout_aclk333_432_isp0", mout_group6_5800_p, SRC_TOP1, 12, 2),
538 MUX(0, "mout_aclk266", mout_group5_5800_p, SRC_TOP1, 20, 2),
539 MUX(0, "mout_aclk333", mout_group1_5800_p, SRC_TOP1, 28, 2),
541 MUX(0, "mout_aclk400_disp1", mout_group7_5800_p, SRC_TOP2, 4, 3),
[all …]
Dclk-exynos4.c555 MUX(CLK_MOUT_HDMI, "mout_hdmi", mout_hdmi_p, SRC_TV, 0, 1),
556 MUX(0, "mout_mfc1", sclk_evpll_p, SRC_MFC, 4, 1),
557 MUX(0, "mout_mfc", mout_mfc_p, SRC_MFC, 8, 1),
562 MUX(0, "mout_spdif", mout_spdif_p, SRC_PERIL1, 8, 2),
563 MUX(0, "mout_onenand1", mout_onenand1_p, SRC_TOP0, 0, 1),
564 MUX(CLK_SCLK_EPLL, "sclk_epll", mout_epll_p, SRC_TOP0, 4, 1),
565 MUX(0, "mout_onenand", mout_onenand_p, SRC_TOP0, 28, 1),
567 MUX(0, "mout_dmc_bus", sclk_ampll_p4210, SRC_DMC, 4, 1),
568 MUX(0, "mout_dphy", sclk_ampll_p4210, SRC_DMC, 8, 1),
573 MUX(0, "mout_vpllsrc", mout_vpllsrc_p, SRC_TOP1, 0, 1),
[all …]
Dclk-s5pv210.c416 MUX(MOUT_FLASH, "mout_flash", mout_flash_p, CLK_SRC0, 28, 1),
417 MUX(MOUT_PSYS, "mout_psys", mout_group4_p, CLK_SRC0, 24, 1),
418 MUX(MOUT_DSYS, "mout_dsys", mout_group4_p, CLK_SRC0, 20, 1),
419 MUX(MOUT_MSYS, "mout_msys", mout_group3_p, CLK_SRC0, 16, 1),
420 MUX(MOUT_EPLL, "mout_epll", mout_epll_p, CLK_SRC0, 8, 1),
421 MUX(MOUT_MPLL, "mout_mpll", mout_mpll_p, CLK_SRC0, 4, 1),
422 MUX(MOUT_APLL, "mout_apll", mout_apll_p, CLK_SRC0, 0, 1),
424 MUX(MOUT_CLKOUT, "mout_clkout", mout_clkout_p, MISC, 8, 2),
429 MUX(MOUT_VPLL, "mout_vpll", mout_vpll_p, CLK_SRC0, 12, 1),
431 MUX(MOUT_VPLLSRC, "mout_vpllsrc", mout_vpllsrc_p, CLK_SRC1, 28, 1),
[all …]
Dclk-exynos7.c93 MUX(0, "mout_topc_bus0_pll", mout_topc_bus0_pll_ctrl_p,
95 MUX(0, "mout_topc_bus1_pll", mout_topc_bus1_pll_ctrl_p,
97 MUX(0, "mout_topc_cc_pll", mout_topc_cc_pll_ctrl_p,
99 MUX(0, "mout_topc_mfc_pll", mout_topc_mfc_pll_ctrl_p,
101 MUX(0, "mout_topc_bus0_pll_half", mout_topc_bus0_pll_half_p,
103 MUX(0, "mout_topc_bus1_pll_half", mout_topc_bus1_pll_half_p,
105 MUX(0, "mout_topc_cc_pll_half", mout_topc_cc_pll_half_p,
107 MUX(0, "mout_topc_mfc_pll_half", mout_topc_mfc_pll_half_p,
110 MUX(0, "mout_topc_aud_pll", mout_topc_aud_pll_ctrl_p,
112 MUX(0, "mout_topc_bus0_pll_out", mout_topc_bus0_pll_out_p,
[all …]
Dclk-exynos5260.c96 MUX(AUD_MOUT_AUD_PLL_USER, "mout_aud_pll_user", mout_aud_pll_user_p,
98 MUX(AUD_MOUT_SCLK_AUD_I2S, "mout_sclk_aud_i2s", mout_sclk_aud_i2s_p,
100 MUX(AUD_MOUT_SCLK_AUD_PCM, "mout_sclk_aud_pcm", mout_sclk_aud_pcm_p,
205 MUX(DISP_MOUT_ACLK_DISP_333_USER, "mout_aclk_disp_333_user",
208 MUX(DISP_MOUT_SCLK_DISP_PIXEL_USER, "mout_sclk_disp_pixel_user",
211 MUX(DISP_MOUT_ACLK_DISP_222_USER, "mout_aclk_disp_222_user",
214 MUX(DISP_MOUT_PHYCLK_DPTX_PHY_CH0_TXD_CLK_USER,
218 MUX(DISP_MOUT_PHYCLK_DPTX_PHY_CH1_TXD_CLK_USER,
222 MUX(DISP_MOUT_PHYCLK_DPTX_PHY_CH2_TXD_CLK_USER,
226 MUX(DISP_MOUT_PHYCLK_DPTX_PHY_CH3_TXD_CLK_USER,
[all …]
Dclk-exynos5410.c90 MUX(0, "mout_apll", apll_p, SRC_CPU, 0, 1),
91 MUX(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1),
93 MUX(0, "mout_kpll", kpll_p, SRC_KFC, 0, 1),
94 MUX(0, "mout_kfc", mout_kfc_p, SRC_KFC, 16, 1),
96 MUX(0, "sclk_mpll", mpll_p, SRC_CPERI1, 8, 1),
97 MUX(0, "sclk_mpll_muxed", mpll_user_p, SRC_TOP2, 20, 1),
99 MUX(0, "sclk_bpll", bpll_p, SRC_CDREX, 0, 1),
100 MUX(0, "sclk_bpll_muxed", bpll_user_p, SRC_TOP2, 24, 1),
102 MUX(0, "sclk_epll", epll_p, SRC_TOP2, 12, 1),
104 MUX(0, "sclk_cpll", cpll_p, SRC_TOP2, 8, 1),
[all …]
Dclk-exynos5250.c283 MUX(0, "mout_vpllsrc", mout_vpllsrc_p, SRC_TOP2, 0, 1),
299 MUX(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1),
304 MUX(0, "mout_mpll", mout_mpll_p, SRC_CORE1, 8, 1),
309 MUX(0, "mout_aclk166", mout_aclk166_p, SRC_TOP0, 8, 1),
310 MUX(0, "mout_aclk200", mout_aclk200_p, SRC_TOP0, 12, 1),
311 MUX(0, "mout_aclk300_disp1_mid", mout_aclk200_p, SRC_TOP0, 14, 1),
312 MUX(0, "mout_aclk300", mout_aclk300_p, SRC_TOP0, 15, 1),
313 MUX(0, "mout_aclk333", mout_aclk166_p, SRC_TOP0, 16, 1),
314 MUX(0, "mout_aclk400_g3d_mid", mout_aclk200_p, SRC_TOP0, 20, 1),
316 MUX(0, "mout_aclk300_disp1_mid1", mout_aclk300_disp1_mid1_p, SRC_TOP1,
[all …]
Dclk-exynos3250.c250 MUX(CLK_MOUT_MPLL_USER_L, "mout_mpll_user_l", mout_mpll_user_p,
252 MUX(CLK_MOUT_GDL, "mout_gdl", mout_gdl_p, SRC_LEFTBUS, 0, 1),
255 MUX(CLK_MOUT_MPLL_USER_R, "mout_mpll_user_r", mout_mpll_user_p,
257 MUX(CLK_MOUT_GDR, "mout_gdr", mout_gdr_p, SRC_RIGHTBUS, 0, 1),
260 MUX(CLK_MOUT_EBI, "mout_ebi", mout_ebi_p, SRC_TOP0, 28, 1),
261 MUX(CLK_MOUT_ACLK_200, "mout_aclk_200", group_div_mpll_pre_p,SRC_TOP0, 24, 1),
262 MUX(CLK_MOUT_ACLK_160, "mout_aclk_160", group_div_mpll_pre_p, SRC_TOP0, 20, 1),
263 MUX(CLK_MOUT_ACLK_100, "mout_aclk_100", group_div_mpll_pre_p, SRC_TOP0, 16, 1),
264 MUX(CLK_MOUT_ACLK_266_1, "mout_aclk_266_1", mout_aclk_266_1_p, SRC_TOP0, 14, 1),
265 MUX(CLK_MOUT_ACLK_266_0, "mout_aclk_266_0", mout_aclk_266_0_p, SRC_TOP0, 13, 1),
[all …]
Dclk-exynos5433.c250 MUX(CLK_MOUT_AUD_PLL, "mout_aud_pll", mout_aud_pll_p, MUX_SEL_TOP0,
252 MUX(CLK_MOUT_ISP_PLL, "mout_isp_pll", mout_isp_pll_p, MUX_SEL_TOP0,
256 MUX(CLK_MOUT_AUD_PLL_USER_T, "mout_aud_pll_user_t",
258 MUX(CLK_MOUT_MPHY_PLL_USER, "mout_mphy_pll_user", mout_mphy_pll_user_p,
260 MUX(CLK_MOUT_MFC_PLL_USER, "mout_mfc_pll_user", mout_mfc_pll_user_p,
262 MUX(CLK_MOUT_BUS_PLL_USER, "mout_bus_pll_user", mout_bus_pll_user_p,
266 MUX(CLK_MOUT_ACLK_HEVC_400, "mout_aclk_hevc_400",
268 MUX(CLK_MOUT_ACLK_CAM1_333, "mout_aclk_cam1_333",
270 MUX(CLK_MOUT_ACLK_CAM1_552_B, "mout_aclk_cam1_552_b",
272 MUX(CLK_MOUT_ACLK_CAM1_552_A, "mout_aclk_cam1_552_a",
[all …]
Dclk-s3c64xx.c187 MUX(MOUT_APLL, "mout_apll", apll_p, CLK_SRC, 0, 1),
188 MUX(MOUT_MPLL, "mout_mpll", mpll_p, CLK_SRC, 1, 1),
189 MUX(MOUT_EPLL, "mout_epll", epll_p, CLK_SRC, 2, 1),
190 MUX(MOUT_MFC, "mout_mfc", mfc_p, CLK_SRC, 4, 1),
191 MUX(MOUT_AUDIO0, "mout_audio0", audio0_p, CLK_SRC, 7, 3),
192 MUX(MOUT_AUDIO1, "mout_audio1", audio1_p, CLK_SRC, 10, 3),
193 MUX(MOUT_UART, "mout_uart", uart_p, CLK_SRC, 13, 1),
194 MUX(MOUT_SPI0, "mout_spi0", spi_mmc_p, CLK_SRC, 14, 2),
195 MUX(MOUT_SPI1, "mout_spi1", spi_mmc_p, CLK_SRC, 16, 2),
196 MUX(MOUT_MMC0, "mout_mmc0", spi_mmc_p, CLK_SRC, 18, 2),
[all …]
Dclk-s3c2412.c129 MUX(0, "erefclk", erefclk_p, CLKSRC, 14, 2),
130 MUX(0, "urefclk", urefclk_p, CLKSRC, 12, 2),
131 MUX(0, "mux_cam", camclk_p, CLKSRC, 11, 1),
132 MUX(0, "mux_usb", usbclk_p, CLKSRC, 10, 1),
133 MUX(0, "mux_i2s", i2sclk_p, CLKSRC, 9, 1),
134 MUX(0, "mux_uart", uartclk_p, CLKSRC, 8, 1),
135 MUX(USYSCLK, "usysclk", usysclk_p, CLKSRC, 5, 1),
136 MUX(MSYSCLK, "msysclk", msysclk_p, CLKSRC, 4, 1),
137 MUX(MDIVCLK, "mdivclk", mdivclk_p, CLKSRC, 3, 1),
138 MUX(ARMCLK, "armclk", armclk_p, CLKDIVN, 4, 1),
Dclk-s3c2443.c112 MUX(0, "epllref", epllref_p, CLKSRC, 7, 2),
113 MUX(ESYSCLK, "esysclk", esysclk_p, CLKSRC, 6, 1),
114 MUX(0, "mpllref", mpllref_p, CLKSRC, 3, 1),
115 MUX(MSYSCLK, "msysclk", msysclk_p, CLKSRC, 4, 1),
116 MUX(ARMCLK, "armclk", armclk_p, CLKDIV0, 13, 1),
117 MUX(0, "mux_i2s0", i2s0_p, CLKSRC, 14, 2),
248 MUX(MUX_HSMMC0, "mux_hsmmc0", s3c2416_hsmmc0_p, CLKSRC, 16, 1),
249 MUX(MUX_HSMMC1, "mux_hsmmc1", s3c2416_hsmmc1_p, CLKSRC, 17, 1),
250 MUX(MUX_HSSPI0, "mux_hsspi0", s3c2416_hsspi0_p, CLKSRC, 18, 1),
329 MUX(0, "mux_cam", s3c2450_cam_p, CLKSRC, 20, 1),
[all …]
/linux-4.19.296/drivers/clk/zte/
Dclk-zx296718.c464 MUX(0, "dbg_mux", dbg_wclk_p, TOP_CLK_MUX0, 12, 2),
465 MUX(0, "a72_mux", a72_coreclk_p, TOP_CLK_MUX0, 8, 3),
466 MUX(0, "cpu_peri_mux", cpu_periclk_p, TOP_CLK_MUX0, 4, 3),
468 MUX(0, "sys_noc_aclk", sys_noc_alck_p, TOP_CLK_MUX1, 0, 3),
469 MUX(0, "sec_mux", sec_wclk_p, TOP_CLK_MUX2, 16, 3),
470 MUX(0, "sd1_mux", sd_nand_wclk_p, TOP_CLK_MUX2, 12, 3),
471 MUX(0, "sd0_mux", sd_nand_wclk_p, TOP_CLK_MUX2, 8, 3),
472 MUX(0, "emmc_mux", emmc_wclk_p, TOP_CLK_MUX2, 4, 3),
473 MUX(0, "nand_mux", sd_nand_wclk_p, TOP_CLK_MUX2, 0, 3),
474 MUX(0, "usb_ref24m_mux", usb_ref24m_p, TOP_CLK_MUX9, 16, 1),
[all …]
/linux-4.19.296/drivers/clk/tegra/
Dclk-tegra-periph.c146 #define MUX(_name, _parents, _offset, \ macro
659 …MUX("i2s0", mux_pllaout0_audio0_2x_pllp_clkm, CLK_SOURCE_I2S0, 30, TEGRA_PERIPH_ON_APB, tegra_clk_…
660 …MUX("i2s1", mux_pllaout0_audio1_2x_pllp_clkm, CLK_SOURCE_I2S1, 11, TEGRA_PERIPH_ON_APB, tegra_clk_…
661 …MUX("i2s2", mux_pllaout0_audio2_2x_pllp_clkm, CLK_SOURCE_I2S2, 18, TEGRA_PERIPH_ON_APB, tegra_clk_…
662 …MUX("i2s3", mux_pllaout0_audio3_2x_pllp_clkm, CLK_SOURCE_I2S3, 101, TEGRA_PERIPH_ON_APB, tegra_clk…
663 …MUX("i2s4", mux_pllaout0_audio4_2x_pllp_clkm, CLK_SOURCE_I2S4, 102, TEGRA_PERIPH_ON_APB, tegra_clk…
664 …MUX("spdif_out", mux_pllaout0_audio_2x_pllp_clkm, CLK_SOURCE_SPDIF_OUT, 10, TEGRA_PERIPH_ON_APB, t…
665 …MUX("spdif_in", mux_pllp_pllc_pllm, CLK_SOURCE_SPDIF_IN, 10, TEGRA_PERIPH_ON_APB, tegra_clk_spdif_…
667 MUX("pwm", mux_pllp_pllc_clk32_clkm, CLK_SOURCE_PWM, 17, TEGRA_PERIPH_ON_APB, tegra_clk_pwm),
668 MUX("adx", mux_plla_pllc_pllp_clkm, CLK_SOURCE_ADX, 154, TEGRA_PERIPH_ON_APB, tegra_clk_adx),
[all …]
/linux-4.19.296/drivers/clk/pistachio/
Dclk-pistachio.c127 MUX(CLK_AUDIO_REF_MUX, "audio_refclk_mux", mux_xtal_audio_refclk,
129 MUX(CLK_MIPS_PLL_MUX, "mips_pll_mux", mux_xtal_mips, 0x200, 1),
130 MUX(CLK_AUDIO_PLL_MUX, "audio_pll_mux", mux_xtal_audio, 0x200, 2),
131 MUX(CLK_AUDIO_MUX, "audio_mux", mux_audio_debug, 0x200, 4),
132 MUX(CLK_RPU_V_PLL_MUX, "rpu_v_pll_mux", mux_xtal_rpu_v, 0x200, 5),
133 MUX(CLK_RPU_L_PLL_MUX, "rpu_l_pll_mux", mux_xtal_rpu_l, 0x200, 6),
134 MUX(CLK_RPU_L_MUX, "rpu_l_mux", mux_rpu_l_mips, 0x200, 7),
135 MUX(CLK_WIFI_PLL_MUX, "wifi_pll_mux", mux_xtal_wifi, 0x200, 8),
136 MUX(CLK_WIFI_DIV4_MUX, "wifi_div4_mux", mux_xtal_wifi_div4, 0x200, 9),
137 MUX(CLK_WIFI_DIV8_MUX, "wifi_div8_mux", mux_xtal_wifi_div8, 0x200, 10),
[all …]
/linux-4.19.296/drivers/clk/mediatek/
Dclk-mt6797.c328 MUX(CLK_TOP_MUX_ULPOSC_AXI_CK_MUX_PRE, "ulposc_axi_ck_mux_pre",
330 MUX(CLK_TOP_MUX_ULPOSC_AXI_CK_MUX, "ulposc_axi_ck_mux",
332 MUX(CLK_TOP_MUX_AXI, "axi_sel", axi_parents,
334 MUX(CLK_TOP_MUX_DDRPHYCFG, "ddrphycfg_sel", ddrphycfg_parents,
336 MUX(CLK_TOP_MUX_MM, "mm_sel", mm_parents,
345 MUX(CLK_TOP_MUX_ULPOSC_SPI_CK_MUX, "ulposc_spi_ck_mux",
349 MUX(CLK_TOP_MUX_MSDC50_0_HCLK, "msdc50_0_hclk_sel",
359 MUX(CLK_TOP_MUX_AUD_INTBUS, "aud_intbus_sel", aud_intbus_parents,
361 MUX(CLK_TOP_MUX_PMICSPI, "pmicspi_sel", pmicspi_parents,
363 MUX(CLK_TOP_MUX_SCP, "scp_sel", scp_parents,
[all …]
Dclk-mt8173.c544 MUX(CLK_INFRA_CA53SEL, "infra_ca53_sel", ca53_parents, 0x0000, 0, 2),
545 MUX(CLK_INFRA_CA57SEL, "infra_ca57_sel", ca57_parents, 0x0000, 2, 2),
550 MUX(CLK_TOP_AXI_SEL, "axi_sel", axi_parents, 0x0040, 0, 3),
551 MUX(CLK_TOP_MEM_SEL, "mem_sel", mem_parents, 0x0040, 8, 1),
601 MUX(CLK_TOP_RTC_SEL, "rtc_sel", rtc_parents, 0x00d0, 24, 2),
617 MUX(CLK_TOP_I2S0_M_SEL, "i2s0_m_ck_sel", i2s0_m_ck_parents, 0x120, 4, 1),
618 MUX(CLK_TOP_I2S1_M_SEL, "i2s1_m_ck_sel", i2s1_m_ck_parents, 0x120, 5, 1),
619 MUX(CLK_TOP_I2S2_M_SEL, "i2s2_m_ck_sel", i2s2_m_ck_parents, 0x120, 6, 1),
620 MUX(CLK_TOP_I2S3_M_SEL, "i2s3_m_ck_sel", i2s3_m_ck_parents, 0x120, 7, 1),
621 MUX(CLK_TOP_I2S3_B_SEL, "i2s3_b_ck_sel", i2s3_b_ck_parents, 0x120, 8, 1),
[all …]
Dclk-mt2701.c497 MUX(CLK_INFRA_CPUSEL, "infra_cpu_sel", cpu_parents, 0x0000, 2, 2),
601 MUX(CLK_TOP_PADMCLK_SEL, "padmclk_sel", padmclk_parents,
604 MUX(CLK_TOP_AUD_MUX1_SEL, "aud_mux1_sel", aud_mux_parents,
606 MUX(CLK_TOP_AUD_MUX2_SEL, "aud_mux2_sel", aud_mux_parents,
608 MUX(CLK_TOP_AUDPLL_MUX_SEL, "audpll_sel", aud_mux_parents,
889 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents,
891 MUX(CLK_PERI_UART1_SEL, "uart1_ck_sel", uart_ck_sel_parents,
893 MUX(CLK_PERI_UART2_SEL, "uart2_ck_sel", uart_ck_sel_parents,
895 MUX(CLK_PERI_UART3_SEL, "uart3_ck_sel", uart_ck_sel_parents,
Dclk-mt7622.c517 MUX(CLK_INFRA_MUX1_SEL, "infra_mux1_sel", infra_mux1_parents,
601 MUX(CLK_TOP_APLL1_SEL, "apll1_ck_sel", apll1_ck_parents,
603 MUX(CLK_TOP_APLL2_SEL, "apll2_ck_sel", apll1_ck_parents,
605 MUX(CLK_TOP_I2S0_MCK_SEL, "i2s0_mck_sel", apll1_ck_parents,
607 MUX(CLK_TOP_I2S1_MCK_SEL, "i2s1_mck_sel", apll1_ck_parents,
609 MUX(CLK_TOP_I2S2_MCK_SEL, "i2s2_mck_sel", apll1_ck_parents,
611 MUX(CLK_TOP_I2S3_MCK_SEL, "i2s3_mck_sel", apll1_ck_parents,
617 MUX(CLK_PERIBUS_SEL, "peribus_ck_sel", peribus_ck_parents, 0x05C, 0, 1),
/linux-4.19.296/drivers/clk/rockchip/
Dclk-rk3188.c258 MUX(0, "sclk_hsadc_out", mux_sclk_hsadc_p, 0,
262 MUX(SCLK_SPDIF, "sclk_spdif", mux_sclk_spdif_p, CLK_SET_RATE_PARENT,
266 MUX(SCLK_UART0, "sclk_uart0", mux_sclk_uart0_p, 0,
270 MUX(SCLK_UART1, "sclk_uart1", mux_sclk_uart1_p, 0,
274 MUX(SCLK_UART2, "sclk_uart2", mux_sclk_uart2_p, 0,
278 MUX(SCLK_UART3, "sclk_uart3", mux_sclk_uart3_p, 0,
336 MUX(0, "cif_src", mux_pll_src_cpll_gpll_p, 0,
341 MUX(SCLK_CIF0, "sclk_cif0", mux_sclk_cif0_p, 0,
363 MUX(SCLK_MAC, "sclk_macref", mux_sclk_macref_p, CLK_SET_RATE_PARENT,
414 MUX(0, "uart_src", mux_pll_src_gpll_cpll_p, 0,
[all …]
Dclk-rk3228.c190 MUX(0, "i2s0_pre", mux_i2s0_p, CLK_SET_RATE_PARENT,
194 MUX(0, "i2s1_pre", mux_i2s1_pre_p, CLK_SET_RATE_PARENT,
198 MUX(0, "i2s2_pre", mux_i2s2_p, CLK_SET_RATE_PARENT,
202 MUX(SCLK_SPDIF, "sclk_spdif", mux_sclk_spdif_p, CLK_SET_RATE_PARENT,
206 MUX(SCLK_UART0, "sclk_uart0", mux_uart0_p, CLK_SET_RATE_PARENT,
210 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
214 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
255 MUX(0, "hdmiphy", mux_hdmiphy_p, CLK_SET_RATE_PARENT,
257 MUX(0, "usb480m_phy", mux_usb480m_phy_p, CLK_SET_RATE_PARENT,
259 MUX(0, "usb480m", mux_usb480m_p, CLK_SET_RATE_PARENT,
[all …]
Dclk-rk3399.c252 MUX(0, "clk_spdif_mux", mux_spdif_p, CLK_SET_RATE_PARENT,
256 MUX(0, "clk_i2s0_mux", mux_i2s0_p, CLK_SET_RATE_PARENT,
260 MUX(0, "clk_i2s1_mux", mux_i2s1_p, CLK_SET_RATE_PARENT,
264 MUX(0, "clk_i2s2_mux", mux_i2s2_p, CLK_SET_RATE_PARENT,
268 MUX(SCLK_UART0, "clk_uart0", mux_uart0_p, CLK_SET_RATE_PARENT,
272 MUX(SCLK_UART1, "clk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
276 MUX(SCLK_UART2, "clk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
280 MUX(SCLK_UART3, "clk_uart3", mux_uart3_p, CLK_SET_RATE_PARENT,
284 MUX(SCLK_UART4_PMU, "clk_uart4_pmu", mux_uart4_pmu_p, CLK_SET_RATE_PARENT,
288 MUX(DCLK_VOP0, "dclk_vop0", mux_dclk_vop0_p, CLK_SET_RATE_PARENT,
[all …]
Dclk-px30.c212 MUX(0, "clk_pdm_mux", mux_pdm_p, CLK_SET_RATE_PARENT,
216 MUX(0, "clk_i2s0_tx_mux", mux_i2s0_tx_p, CLK_SET_RATE_PARENT,
220 MUX(0, "clk_i2s0_rx_mux", mux_i2s0_rx_p, CLK_SET_RATE_PARENT,
224 MUX(0, "clk_i2s1_mux", mux_i2s1_p, CLK_SET_RATE_PARENT,
228 MUX(0, "clk_i2s2_mux", mux_i2s2_p, CLK_SET_RATE_PARENT,
232 MUX(0, "clk_uart1_mux", mux_uart1_p, CLK_SET_RATE_PARENT,
236 MUX(0, "clk_uart2_mux", mux_uart2_p, CLK_SET_RATE_PARENT,
240 MUX(0, "clk_uart3_mux", mux_uart3_p, CLK_SET_RATE_PARENT,
244 MUX(0, "clk_uart4_mux", mux_uart4_p, CLK_SET_RATE_PARENT,
248 MUX(0, "clk_uart5_mux", mux_uart5_p, CLK_SET_RATE_PARENT,
[all …]
Dclk-rk3036.c156 MUX(SCLK_UART0, "sclk_uart0", mux_uart0_p, CLK_SET_RATE_PARENT,
160 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
164 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
168 MUX(0, "i2s_pre", mux_i2s_pre_p, CLK_SET_RATE_PARENT,
172 MUX(SCLK_SPDIF, "sclk_spdif", mux_spdif_p, 0,
245 MUX(0, "uart_pll_clk", mux_pll_src_apll_dpll_gpll_usb480m_p, 0,
356 MUX(SCLK_MACREF, "mac_clk_ref", mux_mac_p, CLK_SET_RATE_PARENT,
364 MUX(SCLK_HDMI, "dclk_hdmi", mux_dclk_p, 0,
Dclk-rk3128.c181 MUX(0, "i2s0_pre", mux_i2s0_p, CLK_SET_RATE_PARENT,
185 MUX(0, "i2s1_pre", mux_i2s1_pre_p, CLK_SET_RATE_PARENT,
189 MUX(SCLK_SPDIF, "sclk_spdif", mux_sclk_spdif_p, CLK_SET_RATE_PARENT,
193 MUX(SCLK_UART0, "sclk_uart0", mux_uart0_p, CLK_SET_RATE_PARENT,
197 MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
201 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
238 MUX(SCLK_USB480M, "usb480m", mux_usb480m_p, CLK_SET_RATE_PARENT,
359 MUX(SCLK_CIF_OUT_SRC, "sclk_cif_out_src", mux_clk_cif_out_src_p, 0,
419 MUX(0, "uart12_src", mux_pll_src_4plls_p, 0,
443 MUX(SCLK_MAC, "sclk_gmac", mux_sclk_gmac_p, 0,

12