Home
last modified time | relevance | path

Searched refs:PCLK_UART0 (Results 1 – 25 of 28) sorted by relevance

12

/linux-4.19.296/drivers/clk/samsung/
Dclk-s3c2410.c128 GATE(PCLK_UART0, "uart0", "pclk", CLKCON, 10, 0, 0),
219 ALIAS(PCLK_UART0, "s3c2410-uart.0", "uart"),
222 ALIAS(PCLK_UART0, "s3c2410-uart.0", "clk_uart_baud0"),
307 ALIAS(PCLK_UART0, "s3c2440-uart.0", "uart"),
310 ALIAS(PCLK_UART0, "s3c2440-uart.0", "clk_uart_baud2"),
Dclk-s3c2412.c156 GATE(PCLK_UART0, "uart0", "pclk", CLKCON, 19, 0, 0),
178 ALIAS(PCLK_UART0, "s3c2412-uart.0", "uart"),
181 ALIAS(PCLK_UART0, "s3c2412-uart.0", "clk_uart_baud2"),
Dclk-s3c2443.c183 GATE(PCLK_UART0, "uart0", "pclk", PCLKCON, 0, 0, 0),
193 ALIAS(PCLK_UART0, "s3c2440-uart.0", "uart"),
197 ALIAS(PCLK_UART0, "s3c2440-uart.0", "clk_uart_baud2"),
Dclk-s3c64xx.c305 GATE_BUS(PCLK_UART0, "pclk_uart0", "pclk", PCLK_GATE, 1),
410 ALIAS(PCLK_UART0, "s3c6400-uart.0", "uart"),
/linux-4.19.296/include/dt-bindings/clock/
Ds3c2410.h34 #define PCLK_UART0 16 macro
Ds3c2412.h53 #define PCLK_UART0 41 macro
Ds3c2443.h71 #define PCLK_UART0 72 macro
Dsamsung,s3c64xx-clock.h91 #define PCLK_UART0 73 macro
Drk3036-cru.h77 #define PCLK_UART0 341 macro
Dexynos7-clk.h81 #define PCLK_UART0 1 macro
Drk3188-cru-common.h93 #define PCLK_UART0 332 macro
Drk3128-cru.h117 #define PCLK_UART0 341 macro
Drk3228-cru.h115 #define PCLK_UART0 341 macro
Drv1108-cru.h125 #define PCLK_UART0 265 macro
Drk3288-cru.h142 #define PCLK_UART0 341 macro
Drk3368-cru.h133 #define PCLK_UART0 341 macro
Drk3328-cru.h150 #define PCLK_UART0 210 macro
Drk3399-cru.h256 #define PCLK_UART0 352 macro
/linux-4.19.296/drivers/clk/rockchip/
Dclk-rk3188.c658 GATE(PCLK_UART0, "pclk_uart0", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
748 GATE(PCLK_UART0, "pclk_uart0", "hclk_ahb2apb", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
Dclk-rk3036.c423 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
Dclk-rk3128.c515 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
Dclk-rk3228.c619 GATE(PCLK_UART0, "pclk_uart0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 12, GFLAGS),
Dclk-rk3328.c790 GATE(PCLK_UART0, "pclk_uart0", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 11, GFLAGS),
Dclk-rv1108.c613 GATE(PCLK_UART0, "pclk_uart0", "pclk_bus_pre", 0,
Dclk-rk3368.c805 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 7, GFLAGS),

12