Searched refs:PLLC_OUT (Results 1 – 5 of 5) sorted by relevance
| /linux-4.19.296/drivers/clk/tegra/ |
| D | clk-tegra20.c | 79 #define PLLC_OUT 0x84 macro
647 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra20_pll_init()
650 clk_base + PLLC_OUT, 1, 0, CLK_SET_RATE_PARENT, in tegra20_pll_init()
|
| D | clk-tegra30.c | 93 #define PLLC_OUT 0x84 macro
838 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra30_pll_init()
841 clk_base + PLLC_OUT, 1, 0, CLK_SET_RATE_PARENT, in tegra30_pll_init()
|
| D | clk-tegra114.c | 105 #define PLLC_OUT 0x84 macro
939 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra114_pll_init()
942 clk_base + PLLC_OUT, 1, 0, in tegra114_pll_init()
|
| D | clk-tegra124.c | 46 #define PLLC_OUT 0x84 macro
1064 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra124_pll_init()
1067 clk_base + PLLC_OUT, 1, 0, in tegra124_pll_init()
|
| D | clk-tegra210.c | 51 #define PLLC_OUT 0x84 macro
3074 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra210_pll_init()
3077 clk_base + PLLC_OUT, 1, 0, in tegra210_pll_init()
|