Home
last modified time | relevance | path

Searched refs:PLLU_BASE (Results 1 – 5 of 5) sorted by relevance

/linux-4.19.296/drivers/clk/tegra/
Dclk-tegra210.c82 #define PLLU_BASE 0xc0 macro
2230 .base_reg = PLLU_BASE,
2851 reg = readl_relaxed(clk_base + PLLU_BASE); in tegra210_enable_pllu()
2856 writel(reg, clk_base + PLLU_BASE); in tegra210_enable_pllu()
2859 writel(reg, clk_base + PLLU_BASE); in tegra210_enable_pllu()
2861 readl_relaxed_poll_timeout_atomic(clk_base + PLLU_BASE, reg, in tegra210_enable_pllu()
2878 reg = readl_relaxed(clk_base + PLLU_BASE); in tegra210_init_pllu()
2888 reg = readl_relaxed(clk_base + PLLU_BASE); in tegra210_init_pllu()
2890 writel(reg, clk_base + PLLU_BASE); in tegra210_init_pllu()
2910 reg = readl_relaxed(clk_base + PLLU_BASE); in tegra210_init_pllu()
[all …]
Dclk-tegra114.c84 #define PLLU_BASE 0xc0 macro
483 .base_reg = PLLU_BASE,
981 CLK_SET_RATE_PARENT, clk_base + PLLU_BASE, in tegra114_pll_init()
Dclk-tegra124.c62 #define PLLU_BASE 0xc0 macro
729 .base_reg = PLLU_BASE,
1120 CLK_SET_RATE_PARENT, clk_base + PLLU_BASE, in tegra124_pll_init()
Dclk-tegra20.c63 #define PLLU_BASE 0xc0 macro
383 .base_reg = PLLU_BASE,
Dclk-tegra30.c82 #define PLLU_BASE 0xc0 macro
488 .base_reg = PLLU_BASE,