/linux-4.19.296/include/dt-bindings/clock/ |
D | rk3036-cru.h | 21 #define PLL_DPLL 2 macro
|
D | rk3188-cru-common.h | 21 #define PLL_DPLL 2 macro
|
D | rk3128-cru.h | 21 #define PLL_DPLL 2 macro
|
D | rk3228-cru.h | 21 #define PLL_DPLL 2 macro
|
D | rv1108-cru.h | 21 #define PLL_DPLL 1 macro
|
D | px30-cru.h | 8 #define PLL_DPLL 2 macro
|
D | rk3288-cru.h | 21 #define PLL_DPLL 2 macro
|
D | rk3368-cru.h | 21 #define PLL_DPLL 3 macro
|
D | rk3328-cru.h | 21 #define PLL_DPLL 2 macro
|
D | rk3399-cru.h | 22 #define PLL_DPLL 3 macro
|
/linux-4.19.296/drivers/clk/rockchip/ |
D | clk-rk3188.c | 224 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4), 235 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
|
D | clk-rk3036.c | 145 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
|
D | clk-rk3128.c | 168 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
|
D | clk-rk3228.c | 177 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(3),
|
D | clk-rk3328.c | 225 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
|
D | clk-rv1108.c | 164 [dpll] = PLL(pll_rk3399, PLL_DPLL, "dpll", mux_pll_p, 0, RV1108_PLL_CON(8),
|
D | clk-rk3368.c | 142 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK3368_PLL_CON(8),
|
D | clk-rk3288.c | 210 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK3288_PLL_CON(4),
|
D | clk-px30.c | 191 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
|
D | clk-rk3399.c | 229 [dpll] = PLL(pll_rk3399, PLL_DPLL, "dpll", mux_pll_p, 0, RK3399_PLL_CON(16),
|