Home
last modified time | relevance | path

Searched refs:PXA1928_CLK_UART0 (Results 1 – 2 of 2) sorted by relevance

/linux-4.19.296/drivers/clk/mmp/
Dclk-of-pxa1928.c100 …t_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, PXA1928_CLK_UART0 * 4, 4, 3, 0…
123 …{PXA1928_CLK_UART0, "uart0_clk", "uart0_mux", CLK_SET_RATE_PARENT, PXA1928_CLK_UART0 * 4, 0x3, 0x3…
/linux-4.19.296/include/dt-bindings/clock/
Dmarvell,pxa1928.h20 #define PXA1928_CLK_UART0 0x0b macro