Home
last modified time | relevance | path

Searched refs:SCLK_I2S0 (Results 1 – 14 of 14) sorted by relevance

/linux-4.19.296/include/dt-bindings/clock/
Ds3c2443.h35 #define SCLK_I2S0 18 macro
Drk3188-cru-common.h40 #define SCLK_I2S0 75 macro
Drk3128-cru.h37 #define SCLK_I2S0 80 macro
Drk3228-cru.h36 #define SCLK_I2S0 80 macro
Drv1108-cru.h34 #define SCLK_I2S0 75 macro
Drk3288-cru.h46 #define SCLK_I2S0 82 macro
Drk3328-cru.h39 #define SCLK_I2S0 41 macro
/linux-4.19.296/drivers/clk/samsung/
Dclk-s3c2443.c156 GATE(SCLK_I2S0, "sclk_i2s0", "mux_i2s0", SCLKCON, 9, 0, 0),
215 ALIAS(SCLK_I2S0, NULL, "i2s-if"),
/linux-4.19.296/drivers/clk/rockchip/
Dclk-rk3188.c554 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, 0,
678 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, CLK_SET_RATE_PARENT,
Dclk-rk3128.c371 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
Dclk-rk3228.c430 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
Dclk-rk3328.c384 GATE(SCLK_I2S0, "clk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
Dclk-rv1108.c516 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
Dclk-rk3288.c352 GATE(SCLK_I2S0, "sclk_i2s0", "i2s_pre", CLK_SET_RATE_PARENT,