Searched refs:SPARE_REG0 (Results 1 – 1 of 1) sorted by relevance
229 #define SPARE_REG0 0x55c macro3562 value = clk_readl(clk_base + SPARE_REG0) >> CLK_M_DIVISOR_SHIFT; in tegra210_clock_init()