Searched refs:cacheline (Results 1 – 6 of 6) sorted by relevance
/linux-4.19.296/include/asm-generic/ |
D | vmlinux.lds.h | 882 #define PERCPU_INPUT(cacheline) \ argument 887 . = ALIGN(cacheline); \ 889 . = ALIGN(cacheline); \ 919 #define PERCPU_VADDR(cacheline, vaddr, phdr) \ argument 922 PERCPU_INPUT(cacheline) \ 938 #define PERCPU_SECTION(cacheline) \ argument 942 PERCPU_INPUT(cacheline) \ 964 #define RW_DATA_SECTION(cacheline, pagealigned, inittask) \ argument 970 CACHELINE_ALIGNED_DATA(cacheline) \ 971 READ_MOSTLY_DATA(cacheline) \
|
/linux-4.19.296/drivers/lightnvm/ |
D | pblk-rb.c | 97 entry->cacheline = pblk_cacheline_to_addr(init_entry++); in pblk_rb_init() 103 entry->cacheline = pblk_cacheline_to_addr(init_entry++); in pblk_rb_init() 226 entry->cacheline); in __pblk_rb_update_l2p() 318 pblk_update_map_cache(pblk, w_ctx.lba, entry->cacheline); in pblk_rb_write_entry_user() 342 if (!pblk_update_map_gc(pblk, w_ctx.lba, entry->cacheline, line, paddr)) in pblk_rb_write_entry_gc()
|
D | pblk-write.c | 163 if (!pblk_ppa_comp(ppa_l2p, entry->cacheline)) in pblk_prepare_resubmit()
|
D | pblk.h | 157 struct ppa_addr cacheline; /* Cacheline for this entry */ member
|
/linux-4.19.296/drivers/edac/ |
D | Kconfig | 96 - inject_section (0..3, 16-byte section of 64-byte cacheline),
|
/linux-4.19.296/drivers/char/ |
D | Kconfig | 153 of threads across a large system which avoids bouncing a cacheline
|