Home
last modified time | relevance | path

Searched refs:cpuclk (Results 1 – 5 of 5) sorted by relevance

/linux-4.19.296/drivers/clk/rockchip/
Dclk-cpu.c75 struct rockchip_cpuclk *cpuclk, unsigned long rate) in rockchip_get_cpuclk_settings() argument
78 cpuclk->rate_table; in rockchip_get_cpuclk_settings()
81 for (i = 0; i < cpuclk->rate_count; i++) { in rockchip_get_cpuclk_settings()
92 struct rockchip_cpuclk *cpuclk = to_rockchip_cpuclk_hw(hw); in rockchip_cpuclk_recalc_rate() local
93 const struct rockchip_cpuclk_reg_data *reg_data = cpuclk->reg_data; in rockchip_cpuclk_recalc_rate()
94 u32 clksel0 = readl_relaxed(cpuclk->reg_base + reg_data->core_reg); in rockchip_cpuclk_recalc_rate()
105 static void rockchip_cpuclk_set_dividers(struct rockchip_cpuclk *cpuclk, in rockchip_cpuclk_set_dividers() argument
119 writel(clksel->val, cpuclk->reg_base + clksel->reg); in rockchip_cpuclk_set_dividers()
123 static int rockchip_cpuclk_pre_rate_change(struct rockchip_cpuclk *cpuclk, in rockchip_cpuclk_pre_rate_change() argument
126 const struct rockchip_cpuclk_reg_data *reg_data = cpuclk->reg_data; in rockchip_cpuclk_pre_rate_change()
[all …]
/linux-4.19.296/drivers/clk/samsung/
Dclk-cpu.c152 struct exynos_cpuclk *cpuclk, void __iomem *base) in exynos_cpuclk_pre_rate_change() argument
154 const struct exynos_cpuclk_cfg_data *cfg_data = cpuclk->cfg; in exynos_cpuclk_pre_rate_change()
155 unsigned long alt_prate = clk_hw_get_rate(cpuclk->alt_parent); in exynos_cpuclk_pre_rate_change()
167 spin_lock_irqsave(cpuclk->lock, flags); in exynos_cpuclk_pre_rate_change()
175 if (cpuclk->flags & CLK_CPU_HAS_DIV1) { in exynos_cpuclk_pre_rate_change()
196 if (cpuclk->flags & CLK_CPU_NEEDS_DEBUG_ALT_DIV) { in exynos_cpuclk_pre_rate_change()
217 if (cpuclk->flags & CLK_CPU_HAS_DIV1) { in exynos_cpuclk_pre_rate_change()
223 spin_unlock_irqrestore(cpuclk->lock, flags); in exynos_cpuclk_pre_rate_change()
229 struct exynos_cpuclk *cpuclk, void __iomem *base) in exynos_cpuclk_post_rate_change() argument
231 const struct exynos_cpuclk_cfg_data *cfg_data = cpuclk->cfg; in exynos_cpuclk_post_rate_change()
[all …]
/linux-4.19.296/drivers/clk/mvebu/
Dclk-cpu.c53 struct cpu_clk *cpuclk = to_cpu_clk(hwclk); in clk_cpu_recalc_rate() local
56 reg = readl(cpuclk->reg_base + SYS_CTRL_CLK_DIVIDER_VALUE_OFFSET); in clk_cpu_recalc_rate()
57 div = (reg >> (cpuclk->cpu * 8)) & SYS_CTRL_CLK_DIVIDER_MASK; in clk_cpu_recalc_rate()
80 struct cpu_clk *cpuclk = to_cpu_clk(hwclk); in clk_cpu_off_set_rate() local
85 reg = (readl(cpuclk->reg_base + SYS_CTRL_CLK_DIVIDER_VALUE_OFFSET) in clk_cpu_off_set_rate()
86 & (~(SYS_CTRL_CLK_DIVIDER_MASK << (cpuclk->cpu * 8)))) in clk_cpu_off_set_rate()
87 | (div << (cpuclk->cpu * 8)); in clk_cpu_off_set_rate()
88 writel(reg, cpuclk->reg_base + SYS_CTRL_CLK_DIVIDER_VALUE_OFFSET); in clk_cpu_off_set_rate()
90 reload_mask = 1 << (20 + cpuclk->cpu); in clk_cpu_off_set_rate()
92 reg = readl(cpuclk->reg_base + SYS_CTRL_CLK_DIVIDER_CTRL_OFFSET) in clk_cpu_off_set_rate()
[all …]
/linux-4.19.296/drivers/cpufreq/
Dsh-cpufreq.c48 struct clk *cpuclk = &per_cpu(sh_cpuclk, cpu); in __sh_cpufreq_target() local
59 freq = clk_round_rate(cpuclk, target->freq * 1000); in __sh_cpufreq_target()
71 clk_set_rate(cpuclk, freq); in __sh_cpufreq_target()
92 struct clk *cpuclk = &per_cpu(sh_cpuclk, policy->cpu); in sh_cpufreq_verify() local
95 freq_table = cpuclk->nr_freqs ? cpuclk->freq_table : NULL; in sh_cpufreq_verify()
101 policy->min = (clk_round_rate(cpuclk, 1) + 500) / 1000; in sh_cpufreq_verify()
102 policy->max = (clk_round_rate(cpuclk, ~0UL) + 500) / 1000; in sh_cpufreq_verify()
111 struct clk *cpuclk = &per_cpu(sh_cpuclk, cpu); in sh_cpufreq_cpu_init() local
117 cpuclk = clk_get(dev, "cpu_clk"); in sh_cpufreq_cpu_init()
118 if (IS_ERR(cpuclk)) { in sh_cpufreq_cpu_init()
[all …]
Dloongson2_cpufreq.c68 struct clk *cpuclk; in loongson2_cpufreq_cpu_init() local
73 cpuclk = clk_get(NULL, "cpu_clk"); in loongson2_cpufreq_cpu_init()
74 if (IS_ERR(cpuclk)) { in loongson2_cpufreq_cpu_init()
76 return PTR_ERR(cpuclk); in loongson2_cpufreq_cpu_init()
81 clk_put(cpuclk); in loongson2_cpufreq_cpu_init()
91 ret = clk_set_rate(cpuclk, rate * 1000); in loongson2_cpufreq_cpu_init()
93 clk_put(cpuclk); in loongson2_cpufreq_cpu_init()
97 policy->clk = cpuclk; in loongson2_cpufreq_cpu_init()