Home
last modified time | relevance | path

Searched refs:db_mask (Results 1 – 8 of 8) sorted by relevance

/linux-4.19.296/drivers/ntb/hw/intel/
Dntb_hw_intel.h113 unsigned long db_mask; member
159 u64 db_mask; member
Dntb_hw_gen1.c239 ndev->db_mask |= db_bits; in ndev_db_set_mask()
240 ndev->reg->db_iowrite(ndev->db_mask, mmio); in ndev_db_set_mask()
260 ndev->db_mask &= ~db_bits; in ndev_db_clear_mask()
261 ndev->reg->db_iowrite(ndev->db_mask, mmio); in ndev_db_clear_mask()
376 ndev->db_mask = ndev->db_valid_mask; in ndev_init_isr()
377 ndev->reg->db_iowrite(ndev->db_mask, in ndev_init_isr()
379 ndev->self_reg->db_mask); in ndev_init_isr()
473 ndev->db_mask = ndev->db_valid_mask; in ndev_deinit_isr()
474 ndev->reg->db_iowrite(ndev->db_mask, in ndev_deinit_isr()
476 ndev->self_reg->db_mask); in ndev_deinit_isr()
[all …]
Dntb_hw_gen3.c76 .db_mask = GEN3_IM_INT_DISABLE_OFFSET,
83 .db_mask = GEN3_EM_INT_DISABLE_OFFSET,
221 ndev->self_reg->db_mask); in gen3_init_ntb()
318 "Doorbell Mask Cached -\t%#llx\n", ndev->db_mask); in ndev_ntb3_debugfs_read()
320 u.v64 = ndev_db_read(ndev, mmio + ndev->self_reg->db_mask); in ndev_ntb3_debugfs_read()
/linux-4.19.296/drivers/ntb/test/
Dntb_pingpong.c315 u64 db_mask, msg_mask; in pp_mask_events() local
318 db_mask = ntb_db_valid_mask(pp->ntb); in pp_mask_events()
319 ret = ntb_db_set_mask(pp->ntb, db_mask); in pp_mask_events()
Dntb_tool.c307 u64 db_bits, db_mask; in tool_db_event() local
309 db_mask = ntb_db_vector_mask(tc->ntb, vec); in tool_db_event()
313 vec, db_mask, db_bits); in tool_db_event()
/linux-4.19.296/drivers/ntb/hw/amd/
Dntb_hw_amd.c367 ndev->db_mask |= db_bits; in amd_ntb_db_set_mask()
368 writew((u16)ndev->db_mask, mmio + AMD_DBMASK_OFFSET); in amd_ntb_db_set_mask()
384 ndev->db_mask &= ~db_bits; in amd_ntb_db_clear_mask()
385 writew((u16)ndev->db_mask, mmio + AMD_DBMASK_OFFSET); in amd_ntb_db_clear_mask()
592 ndev->db_mask = ndev->db_valid_mask; in ndev_init_isr()
692 ndev->db_mask = ndev->db_valid_mask; in ndev_deinit_isr()
693 writel(ndev->db_mask, mmio + AMD_DBMASK_OFFSET); in ndev_deinit_isr()
Dntb_hw_amd.h194 u64 db_mask; member
/linux-4.19.296/drivers/ntb/hw/mscc/
Dntb_hw_switchtec.c106 u64 db_mask; member
675 sndev->db_mask |= db_bits << sndev->db_shift; in switchtec_ntb_db_set_mask()
676 iowrite64(~sndev->db_mask, &sndev->mmio_self_dbmsg->idb_mask); in switchtec_ntb_db_set_mask()
693 sndev->db_mask &= ~(db_bits << sndev->db_shift); in switchtec_ntb_db_clear_mask()
694 iowrite64(~sndev->db_mask, &sndev->mmio_self_dbmsg->idb_mask); in switchtec_ntb_db_clear_mask()
705 return (sndev->db_mask >> sndev->db_shift) & sndev->db_valid_mask; in switchtec_ntb_db_read_mask()
1249 sndev->db_mask = 0x0FFFFFFFFFFFFFFFULL; in switchtec_ntb_init_db()
1254 sndev->db_valid_mask = sndev->db_mask; in switchtec_ntb_init_db()
1265 iowrite64(~sndev->db_mask, &sndev->mmio_self_dbmsg->idb_mask); in switchtec_ntb_init_db()