Searched refs:divn_shift (Results 1 – 6 of 6) sorted by relevance
/linux-4.19.296/drivers/clk/tegra/ |
D | clk-tegra124.c | 139 .divn_shift = 8, 235 .divn_shift = 8, 309 .divn_shift = 8, 398 .divn_shift = 8, 458 .divn_shift = 8, 497 .divn_shift = 8, 525 .divn_shift = 8, 590 .divn_shift = 8, 707 .divn_shift = 8,
|
D | clk-tegra114.c | 153 .divn_shift = 8, 215 .divn_shift = 8, 287 .divn_shift = 8, 335 .divn_shift = 8, 461 .divn_shift = 8, 559 .divn_shift = 8, 588 .divn_shift = 8,
|
D | clk-tegra210.c | 1333 #define divn_shift(p) ((p)->params->div_nmp->divn_shift) macro 1337 #define divn_mask_shifted(p) (divn_mask(p) << divn_shift(p)) 1363 ndiv_new_mask = (divn_mask(pllx) >> pllx->params->div_nmp->divn_shift) in tegra210_pllx_dyn_ramp() 1382 base |= cfg->n << pllx->params->div_nmp->divn_shift; in tegra210_pllx_dyn_ramp() 1497 .divn_shift = 8, 1619 .divn_shift = 10, 1665 .divn_shift = 10, 1734 .divn_shift = 8, 1812 .divn_shift = 8, 1886 .divn_shift = 8, [all …]
|
D | clk-pll.c | 264 #define divn_shift(p) (p)->params->div_nmp->divn_shift macro 268 #define divn_mask_shifted(p) (divn_mask(p) << divn_shift(p)) 279 .divn_shift = PLL_BASE_DIVN_SHIFT, 677 (cfg->n << divn_shift(pll)) | in _update_pll_mnp() 708 cfg->n = (val >> div_nmp->divn_shift) & divn_mask(pll); in _get_pll_mnp() 970 val |= sel.n << divn_shift(pll); in clk_plle_enable() 1004 divn = (val >> pll->params->div_nmp->divn_shift) & (divn_mask(pll)); in clk_plle_recalc_rate() 1606 val |= sel.n << divn_shift(pll); in clk_plle_tegra114_enable() 1874 .divn_shift = PLLE_BASE_DIVN_SHIFT, 2068 val |= (pll_params->vco_min / parent_rate) << divn_shift(pll); in tegra_clk_register_pllre() [all …]
|
D | clk.h | 151 u8 divn_shift; member
|
D | clk-tegra30.c | 380 .divn_shift = 8,
|