Home
last modified time | relevance | path

Searched refs:output_rate (Results 1 – 5 of 5) sorted by relevance

/linux-4.19.296/drivers/clk/tegra/
Dclk-divider.c72 unsigned long output_rate = *prate; in clk_frac_div_round_rate() local
75 return output_rate; in clk_frac_div_round_rate()
77 div = get_div(divider, rate, output_rate); in clk_frac_div_round_rate()
83 return DIV_ROUND_UP(output_rate * mul, div + mul); in clk_frac_div_round_rate()
Dclk-sdmmc-mux.c111 unsigned long output_rate = req->best_parent_rate; in clk_sdmmc_mux_determine_rate() local
117 return output_rate; in clk_sdmmc_mux_determine_rate()
119 div = div_frac_get(req->rate, output_rate, 8, 1, sdmmc_mux->div_flags); in clk_sdmmc_mux_determine_rate()
124 req->rate = DIV_ROUND_UP(output_rate * SDMMC_MUL, in clk_sdmmc_mux_determine_rate()
127 req->rate = output_rate * SDMMC_MUL / (div + SDMMC_MUL); in clk_sdmmc_mux_determine_rate()
Dclk-pll.c526 sel->output_rate == rate) in _get_table_rate()
541 cfg->output_rate = sel->output_rate; in _get_table_rate()
585 for (cfg->output_rate = rate; cfg->output_rate < 200 * cfreq; in _calc_rate()
586 cfg->output_rate <<= 1) in _calc_rate()
590 cfg->n = cfg->output_rate / cfreq; in _calc_rate()
595 || cfg->output_rate > pll->params->vco_max) { in _calc_rate()
599 cfg->output_rate >>= p_div; in _calc_rate()
844 return cfg.output_rate; in clk_pll_round_rate()
1190 cfg->output_rate = rate * p; in _calc_dynamic_ramp_rate()
1191 cfg->n = cfg->output_rate * cfg->m / parent_rate; in _calc_dynamic_ramp_rate()
[all …]
Dclk.h118 unsigned long output_rate; member
Dclk-tegra210.c1442 cfg->output_rate = input_rate; in tegra210_pll_fixed_mdiv_cfg()
1453 cfg->output_rate *= sdin_get_n_eff(cfg); in tegra210_pll_fixed_mdiv_cfg()
1454 cfg->output_rate /= p * cfg->m * PLL_SDM_COEFF; in tegra210_pll_fixed_mdiv_cfg()
1456 cfg->output_rate *= cfg->n; in tegra210_pll_fixed_mdiv_cfg()
1457 cfg->output_rate /= p * cfg->m; in tegra210_pll_fixed_mdiv_cfg()