Home
last modified time | relevance | path

Searched refs:reg_info (Results 1 – 5 of 5) sorted by relevance

/linux-4.19.296/drivers/clk/mmp/
Dclk-mix.c29 unsigned int div_mask = (1 << mix->reg_info.width_div) - 1; in _get_maxdiv()
137 struct mmp_clk_mix_reg_info *ri = &mix->reg_info; in _set_rate()
292 struct mmp_clk_mix_reg_info *ri = &mix->reg_info; in mmp_clk_mix_get_parent()
310 width = mix->reg_info.width_mux; in mmp_clk_mix_get_parent()
311 shift = mix->reg_info.shift_mux; in mmp_clk_mix_get_parent()
322 struct mmp_clk_mix_reg_info *ri = &mix->reg_info; in mmp_clk_mix_recalc_rate()
340 width = mix->reg_info.width_div; in mmp_clk_mix_recalc_rate()
341 shift = mix->reg_info.shift_div; in mmp_clk_mix_recalc_rate()
463 memcpy(&mix->reg_info, &config->reg_info, sizeof(config->reg_info)); in mmp_clk_register_mix()
488 if (config->reg_info.bit_fc >= 32) in mmp_clk_register_mix()
[all …]
Dclk-of-mmp2.c193 .reg_info = DEFINE_MIX_REG_INFO(4, 10, 2, 8, 32),
206 .reg_info = DEFINE_MIX_REG_INFO(4, 17, 2, 6, 32),
209 .reg_info = DEFINE_MIX_REG_INFO(4, 16, 2, 6, 32),
249 sdh_mix_config.reg_info.reg_clk_ctrl = pxa_unit->apmu_base + APMU_SDH0; in mmp2_axi_periph_clk_init()
255 ccic0_mix_config.reg_info.reg_clk_ctrl = pxa_unit->apmu_base + APMU_CCIC0; in mmp2_axi_periph_clk_init()
262 ccic1_mix_config.reg_info.reg_clk_ctrl = pxa_unit->apmu_base + APMU_CCIC1; in mmp2_axi_periph_clk_init()
Dclk.h75 struct mmp_clk_mix_reg_info reg_info; member
86 struct mmp_clk_mix_reg_info reg_info; member
/linux-4.19.296/drivers/regulator/
Drc5t583-regulator.c51 struct rc5t583_regulator_info *reg_info; member
61 return DIV_ROUND_UP(curr_uV, reg->reg_info->enable_uv_per_us); in rc5t583_regulator_enable_time()
146 reg->reg_info = ri; in rc5t583_regulator_probe()
Das3711-regulator.c28 struct as3711_regulator_info *reg_info; member
251 reg->reg_info = ri; in as3711_regulator_probe()