Home
last modified time | relevance | path

Searched refs:rtbl (Results 1 – 5 of 5) sorted by relevance

/linux-4.19.296/drivers/clk/spear/
Dclk-gpt-synth.c38 struct gpt_rate_tbl *rtbl = gpt->rtbl; in gpt_calc_rate() local
40 prate /= ((1 << (rtbl[index].nscale + 1)) * (rtbl[index].mscale + 1)); in gpt_calc_rate()
84 struct gpt_rate_tbl *rtbl = gpt->rtbl; in clk_gpt_set_rate() local
97 val |= rtbl[i].mscale & GPT_MSCALE_MASK; in clk_gpt_set_rate()
98 val |= (rtbl[i].nscale & GPT_NSCALE_MASK) << GPT_NSCALE_SHIFT; in clk_gpt_set_rate()
115 long flags, void __iomem *reg, struct gpt_rate_tbl *rtbl, u8 in clk_register_gpt() argument
122 if (!name || !parent_name || !reg || !rtbl || !rtbl_cnt) { in clk_register_gpt()
133 gpt->rtbl = rtbl; in clk_register_gpt()
Dclk-vco-pll.c69 static unsigned long pll_calc_rate(struct pll_rate_tbl *rtbl, in pll_calc_rate() argument
75 mode = rtbl[index].mode ? 256 : 1; in pll_calc_rate()
76 rate = (((2 * rate / 10000) * rtbl[index].m) / (mode * rtbl[index].n)); in pll_calc_rate()
79 *pll_rate = (rate / (1 << rtbl[index].p)) * 10000; in pll_calc_rate()
100 *prate = pll_calc_rate(pll->vco->rtbl, vco_parent_rate, *index, in clk_pll_round_rate_index()
148 struct pll_rate_tbl *rtbl = pll->vco->rtbl; in clk_pll_set_rate() local
159 val |= (rtbl[i].p & PLL_DIV_P_MASK) << PLL_DIV_P_SHIFT; in clk_pll_set_rate()
179 return pll_calc_rate(vco->rtbl, prate, index, NULL); in vco_calc_rate()
234 struct pll_rate_tbl *rtbl = vco->rtbl; in clk_vco_set_rate() local
246 val |= (rtbl[i].mode & PLL_MODE_MASK) << PLL_MODE_SHIFT; in clk_vco_set_rate()
[all …]
Dclk-aux-synth.c48 struct aux_rate_tbl *rtbl = aux->rtbl; in aux_calc_rate() local
49 u8 eq = rtbl[index].eq ? 1 : 2; in aux_calc_rate()
51 return (((prate / 10000) * rtbl[index].xscale) / in aux_calc_rate()
52 (rtbl[index].yscale * eq)) * 10000; in aux_calc_rate()
103 struct aux_rate_tbl *rtbl = aux->rtbl; in clk_aux_set_rate() local
115 val |= (rtbl[i].eq & aux->masks->eq_sel_mask) << in clk_aux_set_rate()
118 val |= (rtbl[i].xscale & aux->masks->xscale_sel_mask) << in clk_aux_set_rate()
121 val |= (rtbl[i].yscale & aux->masks->yscale_sel_mask) << in clk_aux_set_rate()
139 const struct aux_clk_masks *masks, struct aux_rate_tbl *rtbl, in clk_register_aux() argument
146 if (!aux_name || !parent_name || !reg || !rtbl || !rtbl_cnt) { in clk_register_aux()
[all …]
Dclk-frac-synth.c48 struct frac_rate_tbl *rtbl = frac->rtbl; in frac_calc_rate() local
52 prate /= (2 * rtbl[index].div); in frac_calc_rate()
99 struct frac_rate_tbl *rtbl = frac->rtbl; in clk_frac_set_rate() local
110 val |= rtbl[i].div & DIV_FACTOR_MASK; in clk_frac_set_rate()
127 struct frac_rate_tbl *rtbl, u8 rtbl_cnt, spinlock_t *lock) in clk_register_frac() argument
133 if (!name || !parent_name || !reg || !rtbl || !rtbl_cnt) { in clk_register_frac()
144 frac->rtbl = rtbl; in clk_register_frac()
Dclk.h53 struct aux_rate_tbl *rtbl; member
66 struct frac_rate_tbl *rtbl; member
80 struct gpt_rate_tbl *rtbl; member
97 struct pll_rate_tbl *rtbl; member
115 const struct aux_clk_masks *masks, struct aux_rate_tbl *rtbl,
119 struct frac_rate_tbl *rtbl, u8 rtbl_cnt, spinlock_t *lock);
121 long flags, void __iomem *reg, struct gpt_rate_tbl *rtbl, u8
126 *cfg_reg, struct pll_rate_tbl *rtbl, u8 rtbl_cnt,