Home
last modified time | relevance | path

Searched refs:BC_Write_Reg (Results 1 – 25 of 35) sorted by relevance

12

/linux-4.19.296/drivers/isdn/hisax/
Djade.c28 cs->BC_Write_Reg(cs, -1, 0x50, 0x19); in JadeVersion()
56 cs->BC_Write_Reg(cs, -1, COMM_JADE + 1, value); in jade_write_indirect()
58 cs->BC_Write_Reg(cs, -1, COMM_JADE, reg); in jade_write_indirect()
89 cs->BC_Write_Reg(cs, jade, jade_HDLC_MODE, (mode == L1_MODE_TRANS ? jadeMODE_TMO : 0x00)); in modejade()
90 cs->BC_Write_Reg(cs, jade, jade_HDLC_CCR0, (jadeCCR0_PU | jadeCCR0_ITF)); in modejade()
91 cs->BC_Write_Reg(cs, jade, jade_HDLC_CCR1, 0x00); in modejade()
98 cs->BC_Write_Reg(cs, jade, jade_HDLC_XCCR, 0x07); in modejade()
99 cs->BC_Write_Reg(cs, jade, jade_HDLC_RCCR, 0x07); in modejade()
102 cs->BC_Write_Reg(cs, jade, jade_HDLC_TSAX, 0x00); in modejade()
103 cs->BC_Write_Reg(cs, jade, jade_HDLC_TSAR, 0x00); in modejade()
[all …]
Dhscx.c51 cs->BC_Write_Reg(cs, hscx, HSCX_XAD1, 0xFF); in modehscx()
52 cs->BC_Write_Reg(cs, hscx, HSCX_XAD2, 0xFF); in modehscx()
53 cs->BC_Write_Reg(cs, hscx, HSCX_RAH2, 0xFF); in modehscx()
54 cs->BC_Write_Reg(cs, hscx, HSCX_XBCH, 0x0); in modehscx()
55 cs->BC_Write_Reg(cs, hscx, HSCX_RLCR, 0x0); in modehscx()
56 cs->BC_Write_Reg(cs, hscx, HSCX_CCR1, in modehscx()
58 cs->BC_Write_Reg(cs, hscx, HSCX_CCR2, 0x30); in modehscx()
59 cs->BC_Write_Reg(cs, hscx, HSCX_XCCR, 7); in modehscx()
60 cs->BC_Write_Reg(cs, hscx, HSCX_RCCR, 7); in modehscx()
67 cs->BC_Write_Reg(cs, hscx, HSCX_TSAX, in modehscx()
[all …]
Dhfcscard.c70 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_CIRM, cs->hw.hfcD.cirm); /* Reset On */ in reset_hfcs()
75 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_CIRM, cs->hw.hfcD.cirm); /* Reset Off */ in reset_hfcs()
81 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_CIRM, cs->hw.hfcD.cirm); in reset_hfcs()
82 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_CLKDEL, 0x0e); in reset_hfcs()
83 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_TEST, HFCD_AUTO_AWAKE); /* S/T Auto awake */ in reset_hfcs()
85 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_CTMT, cs->hw.hfcD.ctmt); in reset_hfcs()
90 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_INT_M1, cs->hw.hfcD.int_m1); in reset_hfcs()
91 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_INT_M2, cs->hw.hfcD.int_m2); in reset_hfcs()
92 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_STATES, HFCD_LOAD_STATE | 2); /* HFC ST 2 */ in reset_hfcs()
94 cs->BC_Write_Reg(cs, HFCD_DATA, HFCD_STATES, 2); /* HFC ST 2 */ in reset_hfcs()
[all …]
Dipacx.c522 cs->BC_Write_Reg(cs, hscx, IPACX_CMDRB, 0x80); // RMC in bch_empty_fifo()
530 cs->BC_Write_Reg(cs, hscx, IPACX_CMDRB, 0x80); // RMC in bch_empty_fifo()
575 while (cnt--) cs->BC_Write_Reg(cs, hscx, IPACX_XFIFOB, *p++); in bch_fill_fifo()
576 cs->BC_Write_Reg(cs, hscx, IPACX_CMDRB, (more ? 0x08 : 0x0a)); in bch_fill_fifo()
618 cs->BC_Write_Reg(cs, hscx, IPACX_CMDRB, 0x80); // RMC in bch_int()
660 cs->BC_Write_Reg(cs, hscx, IPACX_CMDRB, 0x40); // RRES in bch_int()
703 cs->BC_Write_Reg(cs, hscx, IPACX_CMDRB, 0x01); // XRES in bch_int()
738 cs->BC_Write_Reg(cs, hscx, IPACX_MODEB, 0xC0); // rec off in bch_mode()
739 cs->BC_Write_Reg(cs, hscx, IPACX_EXMB, 0x30); // std adj. in bch_mode()
740 cs->BC_Write_Reg(cs, hscx, IPACX_MASKB, 0xFF); // ints off in bch_mode()
[all …]
Dw6692.c214 cs->BC_Write_Reg(cs, bcs->channel, W_B_CMDR, W_B_CMDR_RACK | W_B_CMDR_RACT); in W6692B_empty_fifo()
221 cs->BC_Write_Reg(cs, bcs->channel, W_B_CMDR, W_B_CMDR_RACK | W_B_CMDR_RACT); in W6692B_empty_fifo()
259 …cs->BC_Write_Reg(cs, bcs->channel, W_B_CMDR, W_B_CMDR_RACT | W_B_CMDR_XMS | (more ? 0 : W_B_CMDR_X… in W6692B_fill_fifo()
299 cs->BC_Write_Reg(cs, bchan, W_B_CMDR, W_B_CMDR_RACK | W_B_CMDR_RRST | W_B_CMDR_RACT); in W6692B_interrupt()
327 cs->BC_Write_Reg(cs, bchan, W_B_CMDR, W_B_CMDR_RACK | W_B_CMDR_RRST | W_B_CMDR_RACT); in W6692B_interrupt()
345 cs->BC_Write_Reg(cs, bchan, W_B_CMDR, W_B_CMDR_XRST | W_B_CMDR_RACT); in W6692B_interrupt()
367 cs->BC_Write_Reg(cs, bchan, W_B_CMDR, W_B_CMDR_XRST | W_B_CMDR_RACT); in W6692B_interrupt()
741 cs->BC_Write_Reg(cs, bchan, W_B_MODE, 0); in W6692Bmode()
744 cs->BC_Write_Reg(cs, bchan, W_B_MODE, W_B_MODE_MMS); in W6692Bmode()
747 cs->BC_Write_Reg(cs, bchan, W_B_MODE, W_B_MODE_ITF); in W6692Bmode()
[all …]
Disar.c61 cs->BC_Write_Reg(cs, 0, ISAR_CTRL_H, creg); in sendmsg()
62 cs->BC_Write_Reg(cs, 0, ISAR_CTRL_L, len); in sendmsg()
63 cs->BC_Write_Reg(cs, 0, ISAR_WADR, 0); in sendmsg()
65 cs->BC_Write_Reg(cs, 1, ISAR_MBOX, msg[0]); in sendmsg()
67 cs->BC_Write_Reg(cs, 2, ISAR_MBOX, msg[i]); in sendmsg()
83 cs->BC_Write_Reg(cs, 1, ISAR_HIS, his); in sendmsg()
94 cs->BC_Write_Reg(cs, 1, ISAR_RADR, 0); in rcv_mbox()
114 cs->BC_Write_Reg(cs, 1, ISAR_IIA, 0); in rcv_mbox()
165 cs->BC_Write_Reg(cs, 0, ISAR_IRQBIT, 0); in ISARVersion()
224 cs->BC_Write_Reg(cs, 0, ISAR_IRQBIT, 0); in isar_load_firmware()
[all …]
Dhfc_2bs0.c94 cs->BC_Write_Reg(cs, HFC_STATUS, cip, cip); in hfc_clear_fifo()
252 cs->BC_Write_Reg(cs, HFC_STATUS, cip, cip); in hfc_fill_fifo()
296 cs->BC_Write_Reg(cs, HFC_DATA_NODEB, cip, bcs->tx_skb->data[idx++]); in hfc_fill_fifo()
338 cs->BC_Write_Reg(cs, HFC_STATUS, cip, cip); in main_irq_hfc()
422 cs->BC_Write_Reg(cs, HFC_STATUS, cs->hw.hfc.ctmt, cs->hw.hfc.ctmt); in mode_hfc()
446 cs->BC_Write_Reg(cs, HFC_STATUS, cs->hw.hfc.ctmt, cs->hw.hfc.ctmt); in mode_hfc()
Dnj_u.c209 cs->BC_Write_Reg = &dummywr; in nju_cs_init_rest()
Dsportster.c255 cs->BC_Write_Reg = &WriteHSCX; in setup_sportster()
Dnj_s.c245 cs->BC_Write_Reg = &dummywr; in njs_cs_init_rest()
Davm_a1p.c254 cs->BC_Write_Reg = &WriteHSCX; in setup_avm_a1_pcmcia()
Dmic.c223 cs->BC_Write_Reg = &WriteHSCX; in setup_mic()
Ds0box.c248 cs->BC_Write_Reg = &WriteHSCX; in setup_s0box()
Disurf.c295 cs->BC_Write_Reg = &WriteISAR; in setup_isurf()
Denternow_pci.c375 cs->BC_Write_Reg = &dummywr; in en_cs_init_rest()
Dtelespci.c336 cs->BC_Write_Reg = &WriteHSCX; in setup_telespci()
Dsaphir.c284 cs->BC_Write_Reg = &WriteHSCX; in setup_saphir()
Dbkm_a4t.c311 cs->BC_Write_Reg = &WriteJADE; in a4t_cs_init()
Dix1_micro.c304 cs->BC_Write_Reg = &WriteHSCX; in setup_ix1micro()
Davm_a1.c294 cs->BC_Write_Reg = &WriteHSCX; in setup_avm_a1()
Dteleint.c329 cs->BC_Write_Reg = &WriteHFC; in setup_TeleInt()
Dteles0.c352 cs->BC_Write_Reg = &WriteHSCX; in setup_teles0()
Ddiva.c946 cs->BC_Write_Reg = &WriteHSCX; in setup_diva_common()
964 cs->BC_Write_Reg = &MemWriteHSCX; in setup_diva_common()
975 cs->BC_Write_Reg = &MemWriteHSCX_IPACX; in setup_diva_common()
Dniccy.c368 cs->BC_Write_Reg = &WriteHSCX; in setup_niccy()
Dbkm_a8.c424 cs->BC_Write_Reg = &WriteHSCX; in setup_sct_quadro()

12