1*5113495bSYour Name /* 2*5113495bSYour Name * Copyright (c) 2020 The Linux Foundation. All rights reserved. 3*5113495bSYour Name * 4*5113495bSYour Name * Permission to use, copy, modify, and/or distribute this software for 5*5113495bSYour Name * any purpose with or without fee is hereby granted, provided that the 6*5113495bSYour Name * above copyright notice and this permission notice appear in all 7*5113495bSYour Name * copies. 8*5113495bSYour Name * 9*5113495bSYour Name * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL 10*5113495bSYour Name * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED 11*5113495bSYour Name * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE 12*5113495bSYour Name * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL 13*5113495bSYour Name * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR 14*5113495bSYour Name * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER 15*5113495bSYour Name * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR 16*5113495bSYour Name * PERFORMANCE OF THIS SOFTWARE. 17*5113495bSYour Name */ 18*5113495bSYour Name 19*5113495bSYour Name // 20*5113495bSYour Name // DO NOT EDIT! This file is automatically generated 21*5113495bSYour Name // These definitions are tied to a particular hardware layout 22*5113495bSYour Name 23*5113495bSYour Name 24*5113495bSYour Name #ifndef _RX_MSDU_END_H_ 25*5113495bSYour Name #define _RX_MSDU_END_H_ 26*5113495bSYour Name #if !defined(__ASSEMBLER__) 27*5113495bSYour Name #endif 28*5113495bSYour Name 29*5113495bSYour Name 30*5113495bSYour Name // ################ START SUMMARY ################# 31*5113495bSYour Name // 32*5113495bSYour Name // Dword Fields 33*5113495bSYour Name // 0 rxpcu_mpdu_filter_in_category[1:0], sw_frame_group_id[8:2], reserved_0[15:9], phy_ppdu_id[31:16] 34*5113495bSYour Name // 1 ip_hdr_chksum[15:0], reported_mpdu_length[29:16], reserved_1a[31:30] 35*5113495bSYour Name // 2 key_id_octet[7:0], cce_super_rule[13:8], cce_classify_not_done_truncate[14], cce_classify_not_done_cce_dis[15], cumulative_l3_checksum[31:16] 36*5113495bSYour Name // 3 rule_indication_31_0[31:0] 37*5113495bSYour Name // 4 rule_indication_63_32[31:0] 38*5113495bSYour Name // 5 da_offset[5:0], sa_offset[11:6], da_offset_valid[12], sa_offset_valid[13], reserved_5a[15:14], l3_type[31:16] 39*5113495bSYour Name // 6 ipv6_options_crc[31:0] 40*5113495bSYour Name // 7 tcp_seq_number[31:0] 41*5113495bSYour Name // 8 tcp_ack_number[31:0] 42*5113495bSYour Name // 9 tcp_flag[8:0], lro_eligible[9], reserved_9a[15:10], window_size[31:16] 43*5113495bSYour Name // 10 tcp_udp_chksum[15:0], sa_idx_timeout[16], da_idx_timeout[17], msdu_limit_error[18], flow_idx_timeout[19], flow_idx_invalid[20], wifi_parser_error[21], amsdu_parser_error[22], sa_is_valid[23], da_is_valid[24], da_is_mcbc[25], l3_header_padding[27:26], first_msdu[28], last_msdu[29], tcp_udp_chksum_fail[30], ip_chksum_fail[31] 44*5113495bSYour Name // 11 sa_idx[15:0], da_idx_or_sw_peer_id[31:16] 45*5113495bSYour Name // 12 msdu_drop[0], reo_destination_indication[5:1], flow_idx[25:6], reserved_12a[31:26] 46*5113495bSYour Name // 13 fse_metadata[31:0] 47*5113495bSYour Name // 14 cce_metadata[15:0], sa_sw_peer_id[31:16] 48*5113495bSYour Name // 15 aggregation_count[7:0], flow_aggregation_continuation[8], fisa_timeout[9], reserved_15a[31:10] 49*5113495bSYour Name // 16 cumulative_l4_checksum[15:0], cumulative_ip_length[31:16] 50*5113495bSYour Name // 51*5113495bSYour Name // ################ END SUMMARY ################# 52*5113495bSYour Name 53*5113495bSYour Name #define NUM_OF_DWORDS_RX_MSDU_END 17 54*5113495bSYour Name 55*5113495bSYour Name struct rx_msdu_end { 56*5113495bSYour Name uint32_t rxpcu_mpdu_filter_in_category : 2, //[1:0] 57*5113495bSYour Name sw_frame_group_id : 7, //[8:2] 58*5113495bSYour Name reserved_0 : 7, //[15:9] 59*5113495bSYour Name phy_ppdu_id : 16; //[31:16] 60*5113495bSYour Name uint32_t ip_hdr_chksum : 16, //[15:0] 61*5113495bSYour Name reported_mpdu_length : 14, //[29:16] 62*5113495bSYour Name reserved_1a : 2; //[31:30] 63*5113495bSYour Name uint32_t key_id_octet : 8, //[7:0] 64*5113495bSYour Name cce_super_rule : 6, //[13:8] 65*5113495bSYour Name cce_classify_not_done_truncate : 1, //[14] 66*5113495bSYour Name cce_classify_not_done_cce_dis : 1, //[15] 67*5113495bSYour Name cumulative_l3_checksum : 16; //[31:16] 68*5113495bSYour Name uint32_t rule_indication_31_0 : 32; //[31:0] 69*5113495bSYour Name uint32_t rule_indication_63_32 : 32; //[31:0] 70*5113495bSYour Name uint32_t da_offset : 6, //[5:0] 71*5113495bSYour Name sa_offset : 6, //[11:6] 72*5113495bSYour Name da_offset_valid : 1, //[12] 73*5113495bSYour Name sa_offset_valid : 1, //[13] 74*5113495bSYour Name reserved_5a : 2, //[15:14] 75*5113495bSYour Name l3_type : 16; //[31:16] 76*5113495bSYour Name uint32_t ipv6_options_crc : 32; //[31:0] 77*5113495bSYour Name uint32_t tcp_seq_number : 32; //[31:0] 78*5113495bSYour Name uint32_t tcp_ack_number : 32; //[31:0] 79*5113495bSYour Name uint32_t tcp_flag : 9, //[8:0] 80*5113495bSYour Name lro_eligible : 1, //[9] 81*5113495bSYour Name reserved_9a : 6, //[15:10] 82*5113495bSYour Name window_size : 16; //[31:16] 83*5113495bSYour Name uint32_t tcp_udp_chksum : 16, //[15:0] 84*5113495bSYour Name sa_idx_timeout : 1, //[16] 85*5113495bSYour Name da_idx_timeout : 1, //[17] 86*5113495bSYour Name msdu_limit_error : 1, //[18] 87*5113495bSYour Name flow_idx_timeout : 1, //[19] 88*5113495bSYour Name flow_idx_invalid : 1, //[20] 89*5113495bSYour Name wifi_parser_error : 1, //[21] 90*5113495bSYour Name amsdu_parser_error : 1, //[22] 91*5113495bSYour Name sa_is_valid : 1, //[23] 92*5113495bSYour Name da_is_valid : 1, //[24] 93*5113495bSYour Name da_is_mcbc : 1, //[25] 94*5113495bSYour Name l3_header_padding : 2, //[27:26] 95*5113495bSYour Name first_msdu : 1, //[28] 96*5113495bSYour Name last_msdu : 1, //[29] 97*5113495bSYour Name tcp_udp_chksum_fail : 1, //[30] 98*5113495bSYour Name ip_chksum_fail : 1; //[31] 99*5113495bSYour Name uint32_t sa_idx : 16, //[15:0] 100*5113495bSYour Name da_idx_or_sw_peer_id : 16; //[31:16] 101*5113495bSYour Name uint32_t msdu_drop : 1, //[0] 102*5113495bSYour Name reo_destination_indication : 5, //[5:1] 103*5113495bSYour Name flow_idx : 20, //[25:6] 104*5113495bSYour Name reserved_12a : 6; //[31:26] 105*5113495bSYour Name uint32_t fse_metadata : 32; //[31:0] 106*5113495bSYour Name uint32_t cce_metadata : 16, //[15:0] 107*5113495bSYour Name sa_sw_peer_id : 16; //[31:16] 108*5113495bSYour Name uint32_t aggregation_count : 8, //[7:0] 109*5113495bSYour Name flow_aggregation_continuation : 1, //[8] 110*5113495bSYour Name fisa_timeout : 1, //[9] 111*5113495bSYour Name reserved_15a : 22; //[31:10] 112*5113495bSYour Name uint32_t cumulative_l4_checksum : 16, //[15:0] 113*5113495bSYour Name cumulative_ip_length : 16; //[31:16] 114*5113495bSYour Name }; 115*5113495bSYour Name 116*5113495bSYour Name /* 117*5113495bSYour Name 118*5113495bSYour Name rxpcu_mpdu_filter_in_category 119*5113495bSYour Name 120*5113495bSYour Name Field indicates what the reason was that this MPDU frame 121*5113495bSYour Name was allowed to come into the receive path by RXPCU 122*5113495bSYour Name 123*5113495bSYour Name <enum 0 rxpcu_filter_pass> This MPDU passed the normal 124*5113495bSYour Name frame filter programming of rxpcu 125*5113495bSYour Name 126*5113495bSYour Name <enum 1 rxpcu_monitor_client> This MPDU did NOT pass the 127*5113495bSYour Name regular frame filter and would have been dropped, were it 128*5113495bSYour Name not for the frame fitting into the 'monitor_client' 129*5113495bSYour Name category. 130*5113495bSYour Name 131*5113495bSYour Name <enum 2 rxpcu_monitor_other> This MPDU did NOT pass the 132*5113495bSYour Name regular frame filter and also did not pass the 133*5113495bSYour Name rxpcu_monitor_client filter. It would have been dropped 134*5113495bSYour Name accept that it did pass the 'monitor_other' category. 135*5113495bSYour Name 136*5113495bSYour Name <legal 0-2> 137*5113495bSYour Name 138*5113495bSYour Name sw_frame_group_id 139*5113495bSYour Name 140*5113495bSYour Name SW processes frames based on certain classifications. 141*5113495bSYour Name This field indicates to what sw classification this MPDU is 142*5113495bSYour Name mapped. 143*5113495bSYour Name 144*5113495bSYour Name The classification is given in priority order 145*5113495bSYour Name 146*5113495bSYour Name 147*5113495bSYour Name 148*5113495bSYour Name <enum 0 sw_frame_group_NDP_frame> 149*5113495bSYour Name 150*5113495bSYour Name 151*5113495bSYour Name 152*5113495bSYour Name <enum 1 sw_frame_group_Multicast_data> 153*5113495bSYour Name 154*5113495bSYour Name <enum 2 sw_frame_group_Unicast_data> 155*5113495bSYour Name 156*5113495bSYour Name <enum 3 sw_frame_group_Null_data > This includes mpdus 157*5113495bSYour Name of type Data Null as well as QoS Data Null 158*5113495bSYour Name 159*5113495bSYour Name 160*5113495bSYour Name 161*5113495bSYour Name <enum 4 sw_frame_group_mgmt_0000 > 162*5113495bSYour Name 163*5113495bSYour Name <enum 5 sw_frame_group_mgmt_0001 > 164*5113495bSYour Name 165*5113495bSYour Name <enum 6 sw_frame_group_mgmt_0010 > 166*5113495bSYour Name 167*5113495bSYour Name <enum 7 sw_frame_group_mgmt_0011 > 168*5113495bSYour Name 169*5113495bSYour Name <enum 8 sw_frame_group_mgmt_0100 > 170*5113495bSYour Name 171*5113495bSYour Name <enum 9 sw_frame_group_mgmt_0101 > 172*5113495bSYour Name 173*5113495bSYour Name <enum 10 sw_frame_group_mgmt_0110 > 174*5113495bSYour Name 175*5113495bSYour Name <enum 11 sw_frame_group_mgmt_0111 > 176*5113495bSYour Name 177*5113495bSYour Name <enum 12 sw_frame_group_mgmt_1000 > 178*5113495bSYour Name 179*5113495bSYour Name <enum 13 sw_frame_group_mgmt_1001 > 180*5113495bSYour Name 181*5113495bSYour Name <enum 14 sw_frame_group_mgmt_1010 > 182*5113495bSYour Name 183*5113495bSYour Name <enum 15 sw_frame_group_mgmt_1011 > 184*5113495bSYour Name 185*5113495bSYour Name <enum 16 sw_frame_group_mgmt_1100 > 186*5113495bSYour Name 187*5113495bSYour Name <enum 17 sw_frame_group_mgmt_1101 > 188*5113495bSYour Name 189*5113495bSYour Name <enum 18 sw_frame_group_mgmt_1110 > 190*5113495bSYour Name 191*5113495bSYour Name <enum 19 sw_frame_group_mgmt_1111 > 192*5113495bSYour Name 193*5113495bSYour Name 194*5113495bSYour Name 195*5113495bSYour Name <enum 20 sw_frame_group_ctrl_0000 > 196*5113495bSYour Name 197*5113495bSYour Name <enum 21 sw_frame_group_ctrl_0001 > 198*5113495bSYour Name 199*5113495bSYour Name <enum 22 sw_frame_group_ctrl_0010 > 200*5113495bSYour Name 201*5113495bSYour Name <enum 23 sw_frame_group_ctrl_0011 > 202*5113495bSYour Name 203*5113495bSYour Name <enum 24 sw_frame_group_ctrl_0100 > 204*5113495bSYour Name 205*5113495bSYour Name <enum 25 sw_frame_group_ctrl_0101 > 206*5113495bSYour Name 207*5113495bSYour Name <enum 26 sw_frame_group_ctrl_0110 > 208*5113495bSYour Name 209*5113495bSYour Name <enum 27 sw_frame_group_ctrl_0111 > 210*5113495bSYour Name 211*5113495bSYour Name <enum 28 sw_frame_group_ctrl_1000 > 212*5113495bSYour Name 213*5113495bSYour Name <enum 29 sw_frame_group_ctrl_1001 > 214*5113495bSYour Name 215*5113495bSYour Name <enum 30 sw_frame_group_ctrl_1010 > 216*5113495bSYour Name 217*5113495bSYour Name <enum 31 sw_frame_group_ctrl_1011 > 218*5113495bSYour Name 219*5113495bSYour Name <enum 32 sw_frame_group_ctrl_1100 > 220*5113495bSYour Name 221*5113495bSYour Name <enum 33 sw_frame_group_ctrl_1101 > 222*5113495bSYour Name 223*5113495bSYour Name <enum 34 sw_frame_group_ctrl_1110 > 224*5113495bSYour Name 225*5113495bSYour Name <enum 35 sw_frame_group_ctrl_1111 > 226*5113495bSYour Name 227*5113495bSYour Name 228*5113495bSYour Name 229*5113495bSYour Name <enum 36 sw_frame_group_unsupported> This covers type 3 230*5113495bSYour Name and protocol version != 0 231*5113495bSYour Name 232*5113495bSYour Name 233*5113495bSYour Name 234*5113495bSYour Name 235*5113495bSYour Name 236*5113495bSYour Name 237*5113495bSYour Name <legal 0-37> 238*5113495bSYour Name 239*5113495bSYour Name reserved_0 240*5113495bSYour Name 241*5113495bSYour Name <legal 0> 242*5113495bSYour Name 243*5113495bSYour Name phy_ppdu_id 244*5113495bSYour Name 245*5113495bSYour Name A ppdu counter value that PHY increments for every PPDU 246*5113495bSYour Name received. The counter value wraps around 247*5113495bSYour Name 248*5113495bSYour Name <legal all> 249*5113495bSYour Name 250*5113495bSYour Name ip_hdr_chksum 251*5113495bSYour Name 252*5113495bSYour Name This can include the IP header checksum or the pseudo 253*5113495bSYour Name header checksum used by TCP/UDP checksum. 254*5113495bSYour Name 255*5113495bSYour Name (with the first byte in the MSB and the second byte in 256*5113495bSYour Name the LSB, i.e. requiring a byte-swap for little-endian FW/SW 257*5113495bSYour Name w.r.t. the byte order in a packet) 258*5113495bSYour Name 259*5113495bSYour Name reported_mpdu_length 260*5113495bSYour Name 261*5113495bSYour Name MPDU length before decapsulation. Only valid when 262*5113495bSYour Name first_msdu is set. This field is taken directly from the 263*5113495bSYour Name length field of the A-MPDU delimiter or the preamble length 264*5113495bSYour Name field for non-A-MPDU frames. 265*5113495bSYour Name 266*5113495bSYour Name reserved_1a 267*5113495bSYour Name 268*5113495bSYour Name <legal 0> 269*5113495bSYour Name 270*5113495bSYour Name key_id_octet 271*5113495bSYour Name 272*5113495bSYour Name The key ID octet from the IV. Only valid when 273*5113495bSYour Name first_msdu is set. 274*5113495bSYour Name 275*5113495bSYour Name cce_super_rule 276*5113495bSYour Name 277*5113495bSYour Name Indicates the super filter rule 278*5113495bSYour Name 279*5113495bSYour Name cce_classify_not_done_truncate 280*5113495bSYour Name 281*5113495bSYour Name Classification failed due to truncated frame 282*5113495bSYour Name 283*5113495bSYour Name cce_classify_not_done_cce_dis 284*5113495bSYour Name 285*5113495bSYour Name Classification failed due to CCE global disable 286*5113495bSYour Name 287*5113495bSYour Name cumulative_l3_checksum 288*5113495bSYour Name 289*5113495bSYour Name FISA: IP header checksum including the total MSDU length 290*5113495bSYour Name that is part of this flow aggregated so far, reported if 291*5113495bSYour Name 'RXOLE_R0_FISA_CTRL. CHKSUM_CUM_IP_LEN_EN' is set 292*5113495bSYour Name 293*5113495bSYour Name 294*5113495bSYour Name 295*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 296*5113495bSYour Name 297*5113495bSYour Name <legal all> 298*5113495bSYour Name 299*5113495bSYour Name rule_indication_31_0 300*5113495bSYour Name 301*5113495bSYour Name Bitmap indicating which of rules 31-0 have matched 302*5113495bSYour Name 303*5113495bSYour Name rule_indication_63_32 304*5113495bSYour Name 305*5113495bSYour Name Bitmap indicating which of rules 63-32 have matched 306*5113495bSYour Name 307*5113495bSYour Name da_offset 308*5113495bSYour Name 309*5113495bSYour Name Offset into MSDU buffer for DA 310*5113495bSYour Name 311*5113495bSYour Name sa_offset 312*5113495bSYour Name 313*5113495bSYour Name Offset into MSDU buffer for SA 314*5113495bSYour Name 315*5113495bSYour Name da_offset_valid 316*5113495bSYour Name 317*5113495bSYour Name da_offset field is valid. This will be set to 0 in case 318*5113495bSYour Name of a dynamic A-MSDU when DA is compressed 319*5113495bSYour Name 320*5113495bSYour Name sa_offset_valid 321*5113495bSYour Name 322*5113495bSYour Name sa_offset field is valid. This will be set to 0 in case 323*5113495bSYour Name of a dynamic A-MSDU when SA is compressed 324*5113495bSYour Name 325*5113495bSYour Name reserved_5a 326*5113495bSYour Name 327*5113495bSYour Name <legal 0> 328*5113495bSYour Name 329*5113495bSYour Name l3_type 330*5113495bSYour Name 331*5113495bSYour Name The 16-bit type value indicating the type of L3 later 332*5113495bSYour Name extracted from LLC/SNAP, set to zero if SNAP is not 333*5113495bSYour Name available 334*5113495bSYour Name 335*5113495bSYour Name ipv6_options_crc 336*5113495bSYour Name 337*5113495bSYour Name 32 bit CRC computed out of IP v6 extension headers 338*5113495bSYour Name 339*5113495bSYour Name tcp_seq_number 340*5113495bSYour Name 341*5113495bSYour Name TCP sequence number (as a number assembled from a TCP 342*5113495bSYour Name packet in big-endian order, i.e. requiring a byte-swap for 343*5113495bSYour Name little-endian FW/SW w.r.t. the byte order in a packet) 344*5113495bSYour Name 345*5113495bSYour Name 346*5113495bSYour Name 347*5113495bSYour Name In Pine, if 'RXOLE_R0_MISC_CONFIG. 348*5113495bSYour Name OVERRIDE_MSDU_END_FIELDS' is set, toeplitz_hash_2_or_4 from 349*5113495bSYour Name 'RX_MSDU_START' will be reported here: 350*5113495bSYour Name 351*5113495bSYour Name Controlled by multiple RxOLE registers for TCP/UDP over 352*5113495bSYour Name IPv4/IPv6 - Either Toeplitz hash computed over 2-tuple IPv4 353*5113495bSYour Name or IPv6 src/dest addresses is reported; or, Toeplitz hash 354*5113495bSYour Name computed over 4-tuple IPv4 or IPv6 src/dest addresses and 355*5113495bSYour Name src/dest ports is reported. The Flow_id_toeplitz hash can 356*5113495bSYour Name also be reported here. Usually the hash reported here is the 357*5113495bSYour Name one used for hash-based REO routing (see 358*5113495bSYour Name use_flow_id_toeplitz_clfy in 'RXPT_CLASSIFY_INFO'). 359*5113495bSYour Name Optionally the 3-tuple Toeplitz hash over IPv4 or IPv6 360*5113495bSYour Name src/dest addresses and L4 protocol can be reported here. 361*5113495bSYour Name 362*5113495bSYour Name (Unsupported in HastingsPrime) 363*5113495bSYour Name 364*5113495bSYour Name tcp_ack_number 365*5113495bSYour Name 366*5113495bSYour Name TCP acknowledge number (as a number assembled from a TCP 367*5113495bSYour Name packet in big-endian order, i.e. requiring a byte-swap for 368*5113495bSYour Name little-endian FW/SW w.r.t. the byte order in a packet) 369*5113495bSYour Name 370*5113495bSYour Name 371*5113495bSYour Name 372*5113495bSYour Name In Pine, if 'RXOLE_R0_MISC_CONFIG. 373*5113495bSYour Name OVERRIDE_MSDU_END_FIELDS' is set, flow_id_toeplitz from 374*5113495bSYour Name 'RX_MSDU_START' will be reported here: 375*5113495bSYour Name 376*5113495bSYour Name Toeplitz hash of 5-tuple {IP source address, IP 377*5113495bSYour Name destination address, IP source port, IP destination port, L4 378*5113495bSYour Name protocol} in case of non-IPSec. In case of IPSec - Toeplitz 379*5113495bSYour Name hash of 4-tuple {IP source address, IP destination address, 380*5113495bSYour Name SPI, L4 protocol}. Optionally the 3-tuple Toeplitz hash over 381*5113495bSYour Name IPv4 or IPv6 src/dest addresses and L4 protocol can be 382*5113495bSYour Name reported here. 383*5113495bSYour Name 384*5113495bSYour Name The relevant Toeplitz key registers are provided in 385*5113495bSYour Name RxOLE's instance of common parser module. These registers 386*5113495bSYour Name are separate from the Toeplitz keys used by ASE/FSE modules 387*5113495bSYour Name inside RxOLE. The actual value will be passed on from common 388*5113495bSYour Name parser module to RxOLE in one of the WHO_* TLVs. 389*5113495bSYour Name 390*5113495bSYour Name (Unsupported in HastingsPrime) 391*5113495bSYour Name 392*5113495bSYour Name tcp_flag 393*5113495bSYour Name 394*5113495bSYour Name TCP flags 395*5113495bSYour Name 396*5113495bSYour Name {NS,CWR,ECE,URG,ACK,PSH, RST ,SYN,FIN}(with the NS bit 397*5113495bSYour Name in bit 8 and the FIN bit in bit 0, i.e. in big-endian order, 398*5113495bSYour Name i.e. requiring a byte-swap for little-endian FW/SW w.r.t. 399*5113495bSYour Name the byte order in a packet) 400*5113495bSYour Name 401*5113495bSYour Name lro_eligible 402*5113495bSYour Name 403*5113495bSYour Name Computed out of TCP and IP fields to indicate that this 404*5113495bSYour Name MSDU is eligible for LRO 405*5113495bSYour Name 406*5113495bSYour Name reserved_9a 407*5113495bSYour Name 408*5113495bSYour Name NOTE: DO not assign a field... Internally used in 409*5113495bSYour Name RXOLE.. 410*5113495bSYour Name 411*5113495bSYour Name <legal 0> 412*5113495bSYour Name 413*5113495bSYour Name window_size 414*5113495bSYour Name 415*5113495bSYour Name TCP receive window size (as a number assembled from a 416*5113495bSYour Name TCP packet in big-endian order, i.e. requiring a byte-swap 417*5113495bSYour Name for little-endian FW/SW w.r.t. the byte order in a packet) 418*5113495bSYour Name 419*5113495bSYour Name 420*5113495bSYour Name 421*5113495bSYour Name In Pine, if 'RXOLE_R0_MISC_CONFIG. 422*5113495bSYour Name OVERRIDE_MSDU_END_FIELDS' is set, msdu_length from 423*5113495bSYour Name 'RX_MSDU_START' will be reported in the 14 LSBs here: 424*5113495bSYour Name 425*5113495bSYour Name MSDU length in bytes after decapsulation. This field is 426*5113495bSYour Name still valid for MPDU frames without A-MSDU. It still 427*5113495bSYour Name represents MSDU length after decapsulation. 428*5113495bSYour Name 429*5113495bSYour Name (Unsupported in HastingsPrime) 430*5113495bSYour Name 431*5113495bSYour Name tcp_udp_chksum 432*5113495bSYour Name 433*5113495bSYour Name The value of the computed TCP/UDP checksum. A mode bit 434*5113495bSYour Name selects whether this checksum is the full checksum or the 435*5113495bSYour Name partial checksum which does not include the pseudo header. 436*5113495bSYour Name (with the first byte in the MSB and the second byte in the 437*5113495bSYour Name LSB, i.e. requiring a byte-swap for little-endian FW/SW 438*5113495bSYour Name w.r.t. the byte order in a packet) 439*5113495bSYour Name 440*5113495bSYour Name sa_idx_timeout 441*5113495bSYour Name 442*5113495bSYour Name Indicates an unsuccessful MAC source address search due 443*5113495bSYour Name to the expiring of the search timer. 444*5113495bSYour Name 445*5113495bSYour Name da_idx_timeout 446*5113495bSYour Name 447*5113495bSYour Name Indicates an unsuccessful MAC destination address search 448*5113495bSYour Name due to the expiring of the search timer. 449*5113495bSYour Name 450*5113495bSYour Name msdu_limit_error 451*5113495bSYour Name 452*5113495bSYour Name Indicates that the MSDU threshold was exceeded and thus 453*5113495bSYour Name all the rest of the MSDUs will not be scattered and will not 454*5113495bSYour Name be decapsulated but will be DMA'ed in RAW format as a single 455*5113495bSYour Name MSDU buffer 456*5113495bSYour Name 457*5113495bSYour Name flow_idx_timeout 458*5113495bSYour Name 459*5113495bSYour Name Indicates an unsuccessful flow search due to the 460*5113495bSYour Name expiring of the search timer. 461*5113495bSYour Name 462*5113495bSYour Name <legal all> 463*5113495bSYour Name 464*5113495bSYour Name flow_idx_invalid 465*5113495bSYour Name 466*5113495bSYour Name flow id is not valid 467*5113495bSYour Name 468*5113495bSYour Name <legal all> 469*5113495bSYour Name 470*5113495bSYour Name wifi_parser_error 471*5113495bSYour Name 472*5113495bSYour Name Indicates that the WiFi frame has one of the following 473*5113495bSYour Name errors 474*5113495bSYour Name 475*5113495bSYour Name o has less than minimum allowed bytes as per standard 476*5113495bSYour Name 477*5113495bSYour Name o has incomplete VLAN LLC/SNAP (only for non A-MSDUs) 478*5113495bSYour Name 479*5113495bSYour Name <legal all> 480*5113495bSYour Name 481*5113495bSYour Name amsdu_parser_error 482*5113495bSYour Name 483*5113495bSYour Name A-MSDU could not be properly de-agregated. 484*5113495bSYour Name 485*5113495bSYour Name <legal all> 486*5113495bSYour Name 487*5113495bSYour Name sa_is_valid 488*5113495bSYour Name 489*5113495bSYour Name Indicates that OLE found a valid SA entry 490*5113495bSYour Name 491*5113495bSYour Name da_is_valid 492*5113495bSYour Name 493*5113495bSYour Name Indicates that OLE found a valid DA entry 494*5113495bSYour Name 495*5113495bSYour Name da_is_mcbc 496*5113495bSYour Name 497*5113495bSYour Name Field Only valid if da_is_valid is set 498*5113495bSYour Name 499*5113495bSYour Name 500*5113495bSYour Name 501*5113495bSYour Name Indicates the DA address was a Multicast of Broadcast 502*5113495bSYour Name address. 503*5113495bSYour Name 504*5113495bSYour Name l3_header_padding 505*5113495bSYour Name 506*5113495bSYour Name Number of bytes padded to make sure that the L3 header 507*5113495bSYour Name will always start of a Dword boundary 508*5113495bSYour Name 509*5113495bSYour Name first_msdu 510*5113495bSYour Name 511*5113495bSYour Name Indicates the first MSDU of A-MSDU. If both first_msdu 512*5113495bSYour Name and last_msdu are set in the MSDU then this is a 513*5113495bSYour Name non-aggregated MSDU frame: normal MPDU. Interior MSDU in an 514*5113495bSYour Name A-MSDU shall have both first_mpdu and last_mpdu bits set to 515*5113495bSYour Name 0. 516*5113495bSYour Name 517*5113495bSYour Name last_msdu 518*5113495bSYour Name 519*5113495bSYour Name Indicates the last MSDU of the A-MSDU. MPDU end status 520*5113495bSYour Name is only valid when last_msdu is set. 521*5113495bSYour Name 522*5113495bSYour Name tcp_udp_chksum_fail 523*5113495bSYour Name 524*5113495bSYour Name if 'RXOLE_R0_MISC_CONFIG. OVERRIDE_MSDU_END_FIELDS' is 525*5113495bSYour Name set, tcp_udp_chksum_fail from 'RX_ATTENTION' will be 526*5113495bSYour Name reported here: 527*5113495bSYour Name 528*5113495bSYour Name Indicates that the computed checksum (tcp_udp_chksum) 529*5113495bSYour Name did not match the checksum in the TCP/UDP header. 530*5113495bSYour Name 531*5113495bSYour Name (unsupported in HastingsPrime) 532*5113495bSYour Name 533*5113495bSYour Name ip_chksum_fail 534*5113495bSYour Name 535*5113495bSYour Name If 'RXOLE_R0_MISC_CONFIG. OVERRIDE_MSDU_END_FIELDS' is 536*5113495bSYour Name set, ip_chksum_fail from 'RX_MSDU_START' will be reported in 537*5113495bSYour Name the MSB here: 538*5113495bSYour Name 539*5113495bSYour Name Indicates that the computed checksum (ip_hdr_chksum) did 540*5113495bSYour Name not match the checksum in the IP header. 541*5113495bSYour Name 542*5113495bSYour Name (unsupported in HastingsPrime) 543*5113495bSYour Name 544*5113495bSYour Name sa_idx 545*5113495bSYour Name 546*5113495bSYour Name The offset in the address table which matches the MAC 547*5113495bSYour Name source address. 548*5113495bSYour Name 549*5113495bSYour Name da_idx_or_sw_peer_id 550*5113495bSYour Name 551*5113495bSYour Name Based on a register configuration in RXOLE, this field 552*5113495bSYour Name will contain: 553*5113495bSYour Name 554*5113495bSYour Name The offset in the address table which matches the MAC 555*5113495bSYour Name destination address 556*5113495bSYour Name 557*5113495bSYour Name OR: 558*5113495bSYour Name 559*5113495bSYour Name sw_peer_id from the address search entry corresponding 560*5113495bSYour Name to the destination address of the MSDU 561*5113495bSYour Name 562*5113495bSYour Name msdu_drop 563*5113495bSYour Name 564*5113495bSYour Name When set, REO shall drop this MSDU and not forward it to 565*5113495bSYour Name any other ring... 566*5113495bSYour Name 567*5113495bSYour Name <legal all> 568*5113495bSYour Name 569*5113495bSYour Name reo_destination_indication 570*5113495bSYour Name 571*5113495bSYour Name The ID of the REO exit ring where the MSDU frame shall 572*5113495bSYour Name push after (MPDU level) reordering has finished. 573*5113495bSYour Name 574*5113495bSYour Name 575*5113495bSYour Name 576*5113495bSYour Name <enum 0 reo_destination_tcl> Reo will push the frame 577*5113495bSYour Name into the REO2TCL ring 578*5113495bSYour Name 579*5113495bSYour Name <enum 1 reo_destination_sw1> Reo will push the frame 580*5113495bSYour Name into the REO2SW1 ring 581*5113495bSYour Name 582*5113495bSYour Name <enum 2 reo_destination_sw2> Reo will push the frame 583*5113495bSYour Name into the REO2SW2 ring 584*5113495bSYour Name 585*5113495bSYour Name <enum 3 reo_destination_sw3> Reo will push the frame 586*5113495bSYour Name into the REO2SW3 ring 587*5113495bSYour Name 588*5113495bSYour Name <enum 4 reo_destination_sw4> Reo will push the frame 589*5113495bSYour Name into the REO2SW4 ring 590*5113495bSYour Name 591*5113495bSYour Name <enum 5 reo_destination_release> Reo will push the frame 592*5113495bSYour Name into the REO_release ring 593*5113495bSYour Name 594*5113495bSYour Name <enum 6 reo_destination_fw> Reo will push the frame into 595*5113495bSYour Name the REO2FW ring 596*5113495bSYour Name 597*5113495bSYour Name <enum 7 reo_destination_sw5> Reo will push the frame 598*5113495bSYour Name into the REO2SW5 ring (REO remaps this in chips without 599*5113495bSYour Name REO2SW5 ring, e.g. Pine) 600*5113495bSYour Name 601*5113495bSYour Name <enum 8 reo_destination_sw6> Reo will push the frame 602*5113495bSYour Name into the REO2SW6 ring (REO remaps this in chips without 603*5113495bSYour Name REO2SW6 ring, e.g. Pine) 604*5113495bSYour Name 605*5113495bSYour Name <enum 9 reo_destination_9> REO remaps this <enum 10 606*5113495bSYour Name reo_destination_10> REO remaps this 607*5113495bSYour Name 608*5113495bSYour Name <enum 11 reo_destination_11> REO remaps this 609*5113495bSYour Name 610*5113495bSYour Name <enum 12 reo_destination_12> REO remaps this <enum 13 611*5113495bSYour Name reo_destination_13> REO remaps this 612*5113495bSYour Name 613*5113495bSYour Name <enum 14 reo_destination_14> REO remaps this 614*5113495bSYour Name 615*5113495bSYour Name <enum 15 reo_destination_15> REO remaps this 616*5113495bSYour Name 617*5113495bSYour Name <enum 16 reo_destination_16> REO remaps this 618*5113495bSYour Name 619*5113495bSYour Name <enum 17 reo_destination_17> REO remaps this 620*5113495bSYour Name 621*5113495bSYour Name <enum 18 reo_destination_18> REO remaps this 622*5113495bSYour Name 623*5113495bSYour Name <enum 19 reo_destination_19> REO remaps this 624*5113495bSYour Name 625*5113495bSYour Name <enum 20 reo_destination_20> REO remaps this 626*5113495bSYour Name 627*5113495bSYour Name <enum 21 reo_destination_21> REO remaps this 628*5113495bSYour Name 629*5113495bSYour Name <enum 22 reo_destination_22> REO remaps this 630*5113495bSYour Name 631*5113495bSYour Name <enum 23 reo_destination_23> REO remaps this 632*5113495bSYour Name 633*5113495bSYour Name <enum 24 reo_destination_24> REO remaps this 634*5113495bSYour Name 635*5113495bSYour Name <enum 25 reo_destination_25> REO remaps this 636*5113495bSYour Name 637*5113495bSYour Name <enum 26 reo_destination_26> REO remaps this 638*5113495bSYour Name 639*5113495bSYour Name <enum 27 reo_destination_27> REO remaps this 640*5113495bSYour Name 641*5113495bSYour Name <enum 28 reo_destination_28> REO remaps this 642*5113495bSYour Name 643*5113495bSYour Name <enum 29 reo_destination_29> REO remaps this 644*5113495bSYour Name 645*5113495bSYour Name <enum 30 reo_destination_30> REO remaps this 646*5113495bSYour Name 647*5113495bSYour Name <enum 31 reo_destination_31> REO remaps this 648*5113495bSYour Name 649*5113495bSYour Name 650*5113495bSYour Name 651*5113495bSYour Name <legal all> 652*5113495bSYour Name 653*5113495bSYour Name flow_idx 654*5113495bSYour Name 655*5113495bSYour Name Flow table index 656*5113495bSYour Name 657*5113495bSYour Name <legal all> 658*5113495bSYour Name 659*5113495bSYour Name reserved_12a 660*5113495bSYour Name 661*5113495bSYour Name <legal 0> 662*5113495bSYour Name 663*5113495bSYour Name fse_metadata 664*5113495bSYour Name 665*5113495bSYour Name FSE related meta data: 666*5113495bSYour Name 667*5113495bSYour Name <legal all> 668*5113495bSYour Name 669*5113495bSYour Name cce_metadata 670*5113495bSYour Name 671*5113495bSYour Name CCE related meta data: 672*5113495bSYour Name 673*5113495bSYour Name <legal all> 674*5113495bSYour Name 675*5113495bSYour Name sa_sw_peer_id 676*5113495bSYour Name 677*5113495bSYour Name sw_peer_id from the address search entry corresponding 678*5113495bSYour Name to the source address of the MSDU 679*5113495bSYour Name 680*5113495bSYour Name <legal all> 681*5113495bSYour Name 682*5113495bSYour Name aggregation_count 683*5113495bSYour Name 684*5113495bSYour Name FISA: Number of MSDU's aggregated so far 685*5113495bSYour Name 686*5113495bSYour Name 687*5113495bSYour Name 688*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 689*5113495bSYour Name 690*5113495bSYour Name <legal all> 691*5113495bSYour Name 692*5113495bSYour Name flow_aggregation_continuation 693*5113495bSYour Name 694*5113495bSYour Name FISA: To indicate that this MSDU can be aggregated with 695*5113495bSYour Name the previous packet with the same flow id 696*5113495bSYour Name 697*5113495bSYour Name 698*5113495bSYour Name 699*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 700*5113495bSYour Name 701*5113495bSYour Name <legal all> 702*5113495bSYour Name 703*5113495bSYour Name fisa_timeout 704*5113495bSYour Name 705*5113495bSYour Name FISA: To indicate that the aggregation has restarted for 706*5113495bSYour Name this flow due to timeout 707*5113495bSYour Name 708*5113495bSYour Name 709*5113495bSYour Name 710*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 711*5113495bSYour Name 712*5113495bSYour Name <legal all> 713*5113495bSYour Name 714*5113495bSYour Name reserved_15a 715*5113495bSYour Name 716*5113495bSYour Name <legal 0> 717*5113495bSYour Name 718*5113495bSYour Name cumulative_l4_checksum 719*5113495bSYour Name 720*5113495bSYour Name FISA: checksum for MSDU's that is part of this flow 721*5113495bSYour Name aggregated so far 722*5113495bSYour Name 723*5113495bSYour Name 724*5113495bSYour Name 725*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 726*5113495bSYour Name 727*5113495bSYour Name <legal all> 728*5113495bSYour Name 729*5113495bSYour Name cumulative_ip_length 730*5113495bSYour Name 731*5113495bSYour Name FISA: Total MSDU length that is part of this flow 732*5113495bSYour Name aggregated so far 733*5113495bSYour Name 734*5113495bSYour Name 735*5113495bSYour Name 736*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 737*5113495bSYour Name 738*5113495bSYour Name <legal all> 739*5113495bSYour Name */ 740*5113495bSYour Name 741*5113495bSYour Name 742*5113495bSYour Name /* Description RX_MSDU_END_0_RXPCU_MPDU_FILTER_IN_CATEGORY 743*5113495bSYour Name 744*5113495bSYour Name Field indicates what the reason was that this MPDU frame 745*5113495bSYour Name was allowed to come into the receive path by RXPCU 746*5113495bSYour Name 747*5113495bSYour Name <enum 0 rxpcu_filter_pass> This MPDU passed the normal 748*5113495bSYour Name frame filter programming of rxpcu 749*5113495bSYour Name 750*5113495bSYour Name <enum 1 rxpcu_monitor_client> This MPDU did NOT pass the 751*5113495bSYour Name regular frame filter and would have been dropped, were it 752*5113495bSYour Name not for the frame fitting into the 'monitor_client' 753*5113495bSYour Name category. 754*5113495bSYour Name 755*5113495bSYour Name <enum 2 rxpcu_monitor_other> This MPDU did NOT pass the 756*5113495bSYour Name regular frame filter and also did not pass the 757*5113495bSYour Name rxpcu_monitor_client filter. It would have been dropped 758*5113495bSYour Name accept that it did pass the 'monitor_other' category. 759*5113495bSYour Name 760*5113495bSYour Name <legal 0-2> 761*5113495bSYour Name */ 762*5113495bSYour Name #define RX_MSDU_END_0_RXPCU_MPDU_FILTER_IN_CATEGORY_OFFSET 0x00000000 763*5113495bSYour Name #define RX_MSDU_END_0_RXPCU_MPDU_FILTER_IN_CATEGORY_LSB 0 764*5113495bSYour Name #define RX_MSDU_END_0_RXPCU_MPDU_FILTER_IN_CATEGORY_MASK 0x00000003 765*5113495bSYour Name 766*5113495bSYour Name /* Description RX_MSDU_END_0_SW_FRAME_GROUP_ID 767*5113495bSYour Name 768*5113495bSYour Name SW processes frames based on certain classifications. 769*5113495bSYour Name This field indicates to what sw classification this MPDU is 770*5113495bSYour Name mapped. 771*5113495bSYour Name 772*5113495bSYour Name The classification is given in priority order 773*5113495bSYour Name 774*5113495bSYour Name 775*5113495bSYour Name 776*5113495bSYour Name <enum 0 sw_frame_group_NDP_frame> 777*5113495bSYour Name 778*5113495bSYour Name 779*5113495bSYour Name 780*5113495bSYour Name <enum 1 sw_frame_group_Multicast_data> 781*5113495bSYour Name 782*5113495bSYour Name <enum 2 sw_frame_group_Unicast_data> 783*5113495bSYour Name 784*5113495bSYour Name <enum 3 sw_frame_group_Null_data > This includes mpdus 785*5113495bSYour Name of type Data Null as well as QoS Data Null 786*5113495bSYour Name 787*5113495bSYour Name 788*5113495bSYour Name 789*5113495bSYour Name <enum 4 sw_frame_group_mgmt_0000 > 790*5113495bSYour Name 791*5113495bSYour Name <enum 5 sw_frame_group_mgmt_0001 > 792*5113495bSYour Name 793*5113495bSYour Name <enum 6 sw_frame_group_mgmt_0010 > 794*5113495bSYour Name 795*5113495bSYour Name <enum 7 sw_frame_group_mgmt_0011 > 796*5113495bSYour Name 797*5113495bSYour Name <enum 8 sw_frame_group_mgmt_0100 > 798*5113495bSYour Name 799*5113495bSYour Name <enum 9 sw_frame_group_mgmt_0101 > 800*5113495bSYour Name 801*5113495bSYour Name <enum 10 sw_frame_group_mgmt_0110 > 802*5113495bSYour Name 803*5113495bSYour Name <enum 11 sw_frame_group_mgmt_0111 > 804*5113495bSYour Name 805*5113495bSYour Name <enum 12 sw_frame_group_mgmt_1000 > 806*5113495bSYour Name 807*5113495bSYour Name <enum 13 sw_frame_group_mgmt_1001 > 808*5113495bSYour Name 809*5113495bSYour Name <enum 14 sw_frame_group_mgmt_1010 > 810*5113495bSYour Name 811*5113495bSYour Name <enum 15 sw_frame_group_mgmt_1011 > 812*5113495bSYour Name 813*5113495bSYour Name <enum 16 sw_frame_group_mgmt_1100 > 814*5113495bSYour Name 815*5113495bSYour Name <enum 17 sw_frame_group_mgmt_1101 > 816*5113495bSYour Name 817*5113495bSYour Name <enum 18 sw_frame_group_mgmt_1110 > 818*5113495bSYour Name 819*5113495bSYour Name <enum 19 sw_frame_group_mgmt_1111 > 820*5113495bSYour Name 821*5113495bSYour Name 822*5113495bSYour Name 823*5113495bSYour Name <enum 20 sw_frame_group_ctrl_0000 > 824*5113495bSYour Name 825*5113495bSYour Name <enum 21 sw_frame_group_ctrl_0001 > 826*5113495bSYour Name 827*5113495bSYour Name <enum 22 sw_frame_group_ctrl_0010 > 828*5113495bSYour Name 829*5113495bSYour Name <enum 23 sw_frame_group_ctrl_0011 > 830*5113495bSYour Name 831*5113495bSYour Name <enum 24 sw_frame_group_ctrl_0100 > 832*5113495bSYour Name 833*5113495bSYour Name <enum 25 sw_frame_group_ctrl_0101 > 834*5113495bSYour Name 835*5113495bSYour Name <enum 26 sw_frame_group_ctrl_0110 > 836*5113495bSYour Name 837*5113495bSYour Name <enum 27 sw_frame_group_ctrl_0111 > 838*5113495bSYour Name 839*5113495bSYour Name <enum 28 sw_frame_group_ctrl_1000 > 840*5113495bSYour Name 841*5113495bSYour Name <enum 29 sw_frame_group_ctrl_1001 > 842*5113495bSYour Name 843*5113495bSYour Name <enum 30 sw_frame_group_ctrl_1010 > 844*5113495bSYour Name 845*5113495bSYour Name <enum 31 sw_frame_group_ctrl_1011 > 846*5113495bSYour Name 847*5113495bSYour Name <enum 32 sw_frame_group_ctrl_1100 > 848*5113495bSYour Name 849*5113495bSYour Name <enum 33 sw_frame_group_ctrl_1101 > 850*5113495bSYour Name 851*5113495bSYour Name <enum 34 sw_frame_group_ctrl_1110 > 852*5113495bSYour Name 853*5113495bSYour Name <enum 35 sw_frame_group_ctrl_1111 > 854*5113495bSYour Name 855*5113495bSYour Name 856*5113495bSYour Name 857*5113495bSYour Name <enum 36 sw_frame_group_unsupported> This covers type 3 858*5113495bSYour Name and protocol version != 0 859*5113495bSYour Name 860*5113495bSYour Name 861*5113495bSYour Name 862*5113495bSYour Name 863*5113495bSYour Name 864*5113495bSYour Name 865*5113495bSYour Name <legal 0-37> 866*5113495bSYour Name */ 867*5113495bSYour Name #define RX_MSDU_END_0_SW_FRAME_GROUP_ID_OFFSET 0x00000000 868*5113495bSYour Name #define RX_MSDU_END_0_SW_FRAME_GROUP_ID_LSB 2 869*5113495bSYour Name #define RX_MSDU_END_0_SW_FRAME_GROUP_ID_MASK 0x000001fc 870*5113495bSYour Name 871*5113495bSYour Name /* Description RX_MSDU_END_0_RESERVED_0 872*5113495bSYour Name 873*5113495bSYour Name <legal 0> 874*5113495bSYour Name */ 875*5113495bSYour Name #define RX_MSDU_END_0_RESERVED_0_OFFSET 0x00000000 876*5113495bSYour Name #define RX_MSDU_END_0_RESERVED_0_LSB 9 877*5113495bSYour Name #define RX_MSDU_END_0_RESERVED_0_MASK 0x0000fe00 878*5113495bSYour Name 879*5113495bSYour Name /* Description RX_MSDU_END_0_PHY_PPDU_ID 880*5113495bSYour Name 881*5113495bSYour Name A ppdu counter value that PHY increments for every PPDU 882*5113495bSYour Name received. The counter value wraps around 883*5113495bSYour Name 884*5113495bSYour Name <legal all> 885*5113495bSYour Name */ 886*5113495bSYour Name #define RX_MSDU_END_0_PHY_PPDU_ID_OFFSET 0x00000000 887*5113495bSYour Name #define RX_MSDU_END_0_PHY_PPDU_ID_LSB 16 888*5113495bSYour Name #define RX_MSDU_END_0_PHY_PPDU_ID_MASK 0xffff0000 889*5113495bSYour Name 890*5113495bSYour Name /* Description RX_MSDU_END_1_IP_HDR_CHKSUM 891*5113495bSYour Name 892*5113495bSYour Name This can include the IP header checksum or the pseudo 893*5113495bSYour Name header checksum used by TCP/UDP checksum. 894*5113495bSYour Name 895*5113495bSYour Name (with the first byte in the MSB and the second byte in 896*5113495bSYour Name the LSB, i.e. requiring a byte-swap for little-endian FW/SW 897*5113495bSYour Name w.r.t. the byte order in a packet) 898*5113495bSYour Name */ 899*5113495bSYour Name #define RX_MSDU_END_1_IP_HDR_CHKSUM_OFFSET 0x00000004 900*5113495bSYour Name #define RX_MSDU_END_1_IP_HDR_CHKSUM_LSB 0 901*5113495bSYour Name #define RX_MSDU_END_1_IP_HDR_CHKSUM_MASK 0x0000ffff 902*5113495bSYour Name 903*5113495bSYour Name /* Description RX_MSDU_END_1_REPORTED_MPDU_LENGTH 904*5113495bSYour Name 905*5113495bSYour Name MPDU length before decapsulation. Only valid when 906*5113495bSYour Name first_msdu is set. This field is taken directly from the 907*5113495bSYour Name length field of the A-MPDU delimiter or the preamble length 908*5113495bSYour Name field for non-A-MPDU frames. 909*5113495bSYour Name */ 910*5113495bSYour Name #define RX_MSDU_END_1_REPORTED_MPDU_LENGTH_OFFSET 0x00000004 911*5113495bSYour Name #define RX_MSDU_END_1_REPORTED_MPDU_LENGTH_LSB 16 912*5113495bSYour Name #define RX_MSDU_END_1_REPORTED_MPDU_LENGTH_MASK 0x3fff0000 913*5113495bSYour Name 914*5113495bSYour Name /* Description RX_MSDU_END_1_RESERVED_1A 915*5113495bSYour Name 916*5113495bSYour Name <legal 0> 917*5113495bSYour Name */ 918*5113495bSYour Name #define RX_MSDU_END_1_RESERVED_1A_OFFSET 0x00000004 919*5113495bSYour Name #define RX_MSDU_END_1_RESERVED_1A_LSB 30 920*5113495bSYour Name #define RX_MSDU_END_1_RESERVED_1A_MASK 0xc0000000 921*5113495bSYour Name 922*5113495bSYour Name /* Description RX_MSDU_END_2_KEY_ID_OCTET 923*5113495bSYour Name 924*5113495bSYour Name The key ID octet from the IV. Only valid when 925*5113495bSYour Name first_msdu is set. 926*5113495bSYour Name */ 927*5113495bSYour Name #define RX_MSDU_END_2_KEY_ID_OCTET_OFFSET 0x00000008 928*5113495bSYour Name #define RX_MSDU_END_2_KEY_ID_OCTET_LSB 0 929*5113495bSYour Name #define RX_MSDU_END_2_KEY_ID_OCTET_MASK 0x000000ff 930*5113495bSYour Name 931*5113495bSYour Name /* Description RX_MSDU_END_2_CCE_SUPER_RULE 932*5113495bSYour Name 933*5113495bSYour Name Indicates the super filter rule 934*5113495bSYour Name */ 935*5113495bSYour Name #define RX_MSDU_END_2_CCE_SUPER_RULE_OFFSET 0x00000008 936*5113495bSYour Name #define RX_MSDU_END_2_CCE_SUPER_RULE_LSB 8 937*5113495bSYour Name #define RX_MSDU_END_2_CCE_SUPER_RULE_MASK 0x00003f00 938*5113495bSYour Name 939*5113495bSYour Name /* Description RX_MSDU_END_2_CCE_CLASSIFY_NOT_DONE_TRUNCATE 940*5113495bSYour Name 941*5113495bSYour Name Classification failed due to truncated frame 942*5113495bSYour Name */ 943*5113495bSYour Name #define RX_MSDU_END_2_CCE_CLASSIFY_NOT_DONE_TRUNCATE_OFFSET 0x00000008 944*5113495bSYour Name #define RX_MSDU_END_2_CCE_CLASSIFY_NOT_DONE_TRUNCATE_LSB 14 945*5113495bSYour Name #define RX_MSDU_END_2_CCE_CLASSIFY_NOT_DONE_TRUNCATE_MASK 0x00004000 946*5113495bSYour Name 947*5113495bSYour Name /* Description RX_MSDU_END_2_CCE_CLASSIFY_NOT_DONE_CCE_DIS 948*5113495bSYour Name 949*5113495bSYour Name Classification failed due to CCE global disable 950*5113495bSYour Name */ 951*5113495bSYour Name #define RX_MSDU_END_2_CCE_CLASSIFY_NOT_DONE_CCE_DIS_OFFSET 0x00000008 952*5113495bSYour Name #define RX_MSDU_END_2_CCE_CLASSIFY_NOT_DONE_CCE_DIS_LSB 15 953*5113495bSYour Name #define RX_MSDU_END_2_CCE_CLASSIFY_NOT_DONE_CCE_DIS_MASK 0x00008000 954*5113495bSYour Name 955*5113495bSYour Name /* Description RX_MSDU_END_2_CUMULATIVE_L3_CHECKSUM 956*5113495bSYour Name 957*5113495bSYour Name FISA: IP header checksum including the total MSDU length 958*5113495bSYour Name that is part of this flow aggregated so far, reported if 959*5113495bSYour Name 'RXOLE_R0_FISA_CTRL. CHKSUM_CUM_IP_LEN_EN' is set 960*5113495bSYour Name 961*5113495bSYour Name 962*5113495bSYour Name 963*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 964*5113495bSYour Name 965*5113495bSYour Name <legal all> 966*5113495bSYour Name */ 967*5113495bSYour Name #define RX_MSDU_END_2_CUMULATIVE_L3_CHECKSUM_OFFSET 0x00000008 968*5113495bSYour Name #define RX_MSDU_END_2_CUMULATIVE_L3_CHECKSUM_LSB 16 969*5113495bSYour Name #define RX_MSDU_END_2_CUMULATIVE_L3_CHECKSUM_MASK 0xffff0000 970*5113495bSYour Name 971*5113495bSYour Name /* Description RX_MSDU_END_3_RULE_INDICATION_31_0 972*5113495bSYour Name 973*5113495bSYour Name Bitmap indicating which of rules 31-0 have matched 974*5113495bSYour Name */ 975*5113495bSYour Name #define RX_MSDU_END_3_RULE_INDICATION_31_0_OFFSET 0x0000000c 976*5113495bSYour Name #define RX_MSDU_END_3_RULE_INDICATION_31_0_LSB 0 977*5113495bSYour Name #define RX_MSDU_END_3_RULE_INDICATION_31_0_MASK 0xffffffff 978*5113495bSYour Name 979*5113495bSYour Name /* Description RX_MSDU_END_4_RULE_INDICATION_63_32 980*5113495bSYour Name 981*5113495bSYour Name Bitmap indicating which of rules 63-32 have matched 982*5113495bSYour Name */ 983*5113495bSYour Name #define RX_MSDU_END_4_RULE_INDICATION_63_32_OFFSET 0x00000010 984*5113495bSYour Name #define RX_MSDU_END_4_RULE_INDICATION_63_32_LSB 0 985*5113495bSYour Name #define RX_MSDU_END_4_RULE_INDICATION_63_32_MASK 0xffffffff 986*5113495bSYour Name 987*5113495bSYour Name /* Description RX_MSDU_END_5_DA_OFFSET 988*5113495bSYour Name 989*5113495bSYour Name Offset into MSDU buffer for DA 990*5113495bSYour Name */ 991*5113495bSYour Name #define RX_MSDU_END_5_DA_OFFSET_OFFSET 0x00000014 992*5113495bSYour Name #define RX_MSDU_END_5_DA_OFFSET_LSB 0 993*5113495bSYour Name #define RX_MSDU_END_5_DA_OFFSET_MASK 0x0000003f 994*5113495bSYour Name 995*5113495bSYour Name /* Description RX_MSDU_END_5_SA_OFFSET 996*5113495bSYour Name 997*5113495bSYour Name Offset into MSDU buffer for SA 998*5113495bSYour Name */ 999*5113495bSYour Name #define RX_MSDU_END_5_SA_OFFSET_OFFSET 0x00000014 1000*5113495bSYour Name #define RX_MSDU_END_5_SA_OFFSET_LSB 6 1001*5113495bSYour Name #define RX_MSDU_END_5_SA_OFFSET_MASK 0x00000fc0 1002*5113495bSYour Name 1003*5113495bSYour Name /* Description RX_MSDU_END_5_DA_OFFSET_VALID 1004*5113495bSYour Name 1005*5113495bSYour Name da_offset field is valid. This will be set to 0 in case 1006*5113495bSYour Name of a dynamic A-MSDU when DA is compressed 1007*5113495bSYour Name */ 1008*5113495bSYour Name #define RX_MSDU_END_5_DA_OFFSET_VALID_OFFSET 0x00000014 1009*5113495bSYour Name #define RX_MSDU_END_5_DA_OFFSET_VALID_LSB 12 1010*5113495bSYour Name #define RX_MSDU_END_5_DA_OFFSET_VALID_MASK 0x00001000 1011*5113495bSYour Name 1012*5113495bSYour Name /* Description RX_MSDU_END_5_SA_OFFSET_VALID 1013*5113495bSYour Name 1014*5113495bSYour Name sa_offset field is valid. This will be set to 0 in case 1015*5113495bSYour Name of a dynamic A-MSDU when SA is compressed 1016*5113495bSYour Name */ 1017*5113495bSYour Name #define RX_MSDU_END_5_SA_OFFSET_VALID_OFFSET 0x00000014 1018*5113495bSYour Name #define RX_MSDU_END_5_SA_OFFSET_VALID_LSB 13 1019*5113495bSYour Name #define RX_MSDU_END_5_SA_OFFSET_VALID_MASK 0x00002000 1020*5113495bSYour Name 1021*5113495bSYour Name /* Description RX_MSDU_END_5_RESERVED_5A 1022*5113495bSYour Name 1023*5113495bSYour Name <legal 0> 1024*5113495bSYour Name */ 1025*5113495bSYour Name #define RX_MSDU_END_5_RESERVED_5A_OFFSET 0x00000014 1026*5113495bSYour Name #define RX_MSDU_END_5_RESERVED_5A_LSB 14 1027*5113495bSYour Name #define RX_MSDU_END_5_RESERVED_5A_MASK 0x0000c000 1028*5113495bSYour Name 1029*5113495bSYour Name /* Description RX_MSDU_END_5_L3_TYPE 1030*5113495bSYour Name 1031*5113495bSYour Name The 16-bit type value indicating the type of L3 later 1032*5113495bSYour Name extracted from LLC/SNAP, set to zero if SNAP is not 1033*5113495bSYour Name available 1034*5113495bSYour Name */ 1035*5113495bSYour Name #define RX_MSDU_END_5_L3_TYPE_OFFSET 0x00000014 1036*5113495bSYour Name #define RX_MSDU_END_5_L3_TYPE_LSB 16 1037*5113495bSYour Name #define RX_MSDU_END_5_L3_TYPE_MASK 0xffff0000 1038*5113495bSYour Name 1039*5113495bSYour Name /* Description RX_MSDU_END_6_IPV6_OPTIONS_CRC 1040*5113495bSYour Name 1041*5113495bSYour Name 32 bit CRC computed out of IP v6 extension headers 1042*5113495bSYour Name */ 1043*5113495bSYour Name #define RX_MSDU_END_6_IPV6_OPTIONS_CRC_OFFSET 0x00000018 1044*5113495bSYour Name #define RX_MSDU_END_6_IPV6_OPTIONS_CRC_LSB 0 1045*5113495bSYour Name #define RX_MSDU_END_6_IPV6_OPTIONS_CRC_MASK 0xffffffff 1046*5113495bSYour Name 1047*5113495bSYour Name /* Description RX_MSDU_END_7_TCP_SEQ_NUMBER 1048*5113495bSYour Name 1049*5113495bSYour Name TCP sequence number (as a number assembled from a TCP 1050*5113495bSYour Name packet in big-endian order, i.e. requiring a byte-swap for 1051*5113495bSYour Name little-endian FW/SW w.r.t. the byte order in a packet) 1052*5113495bSYour Name 1053*5113495bSYour Name 1054*5113495bSYour Name 1055*5113495bSYour Name In Pine, if 'RXOLE_R0_MISC_CONFIG. 1056*5113495bSYour Name OVERRIDE_MSDU_END_FIELDS' is set, toeplitz_hash_2_or_4 from 1057*5113495bSYour Name 'RX_MSDU_START' will be reported here: 1058*5113495bSYour Name 1059*5113495bSYour Name Controlled by multiple RxOLE registers for TCP/UDP over 1060*5113495bSYour Name IPv4/IPv6 - Either Toeplitz hash computed over 2-tuple IPv4 1061*5113495bSYour Name or IPv6 src/dest addresses is reported; or, Toeplitz hash 1062*5113495bSYour Name computed over 4-tuple IPv4 or IPv6 src/dest addresses and 1063*5113495bSYour Name src/dest ports is reported. The Flow_id_toeplitz hash can 1064*5113495bSYour Name also be reported here. Usually the hash reported here is the 1065*5113495bSYour Name one used for hash-based REO routing (see 1066*5113495bSYour Name use_flow_id_toeplitz_clfy in 'RXPT_CLASSIFY_INFO'). 1067*5113495bSYour Name Optionally the 3-tuple Toeplitz hash over IPv4 or IPv6 1068*5113495bSYour Name src/dest addresses and L4 protocol can be reported here. 1069*5113495bSYour Name 1070*5113495bSYour Name (Unsupported in HastingsPrime) 1071*5113495bSYour Name */ 1072*5113495bSYour Name #define RX_MSDU_END_7_TCP_SEQ_NUMBER_OFFSET 0x0000001c 1073*5113495bSYour Name #define RX_MSDU_END_7_TCP_SEQ_NUMBER_LSB 0 1074*5113495bSYour Name #define RX_MSDU_END_7_TCP_SEQ_NUMBER_MASK 0xffffffff 1075*5113495bSYour Name 1076*5113495bSYour Name /* Description RX_MSDU_END_8_TCP_ACK_NUMBER 1077*5113495bSYour Name 1078*5113495bSYour Name TCP acknowledge number (as a number assembled from a TCP 1079*5113495bSYour Name packet in big-endian order, i.e. requiring a byte-swap for 1080*5113495bSYour Name little-endian FW/SW w.r.t. the byte order in a packet) 1081*5113495bSYour Name 1082*5113495bSYour Name 1083*5113495bSYour Name 1084*5113495bSYour Name In Pine, if 'RXOLE_R0_MISC_CONFIG. 1085*5113495bSYour Name OVERRIDE_MSDU_END_FIELDS' is set, flow_id_toeplitz from 1086*5113495bSYour Name 'RX_MSDU_START' will be reported here: 1087*5113495bSYour Name 1088*5113495bSYour Name Toeplitz hash of 5-tuple {IP source address, IP 1089*5113495bSYour Name destination address, IP source port, IP destination port, L4 1090*5113495bSYour Name protocol} in case of non-IPSec. In case of IPSec - Toeplitz 1091*5113495bSYour Name hash of 4-tuple {IP source address, IP destination address, 1092*5113495bSYour Name SPI, L4 protocol}. Optionally the 3-tuple Toeplitz hash over 1093*5113495bSYour Name IPv4 or IPv6 src/dest addresses and L4 protocol can be 1094*5113495bSYour Name reported here. 1095*5113495bSYour Name 1096*5113495bSYour Name The relevant Toeplitz key registers are provided in 1097*5113495bSYour Name RxOLE's instance of common parser module. These registers 1098*5113495bSYour Name are separate from the Toeplitz keys used by ASE/FSE modules 1099*5113495bSYour Name inside RxOLE. The actual value will be passed on from common 1100*5113495bSYour Name parser module to RxOLE in one of the WHO_* TLVs. 1101*5113495bSYour Name 1102*5113495bSYour Name (Unsupported in HastingsPrime) 1103*5113495bSYour Name */ 1104*5113495bSYour Name #define RX_MSDU_END_8_TCP_ACK_NUMBER_OFFSET 0x00000020 1105*5113495bSYour Name #define RX_MSDU_END_8_TCP_ACK_NUMBER_LSB 0 1106*5113495bSYour Name #define RX_MSDU_END_8_TCP_ACK_NUMBER_MASK 0xffffffff 1107*5113495bSYour Name 1108*5113495bSYour Name /* Description RX_MSDU_END_9_TCP_FLAG 1109*5113495bSYour Name 1110*5113495bSYour Name TCP flags 1111*5113495bSYour Name 1112*5113495bSYour Name {NS,CWR,ECE,URG,ACK,PSH, RST ,SYN,FIN}(with the NS bit 1113*5113495bSYour Name in bit 8 and the FIN bit in bit 0, i.e. in big-endian order, 1114*5113495bSYour Name i.e. requiring a byte-swap for little-endian FW/SW w.r.t. 1115*5113495bSYour Name the byte order in a packet) 1116*5113495bSYour Name */ 1117*5113495bSYour Name #define RX_MSDU_END_9_TCP_FLAG_OFFSET 0x00000024 1118*5113495bSYour Name #define RX_MSDU_END_9_TCP_FLAG_LSB 0 1119*5113495bSYour Name #define RX_MSDU_END_9_TCP_FLAG_MASK 0x000001ff 1120*5113495bSYour Name 1121*5113495bSYour Name /* Description RX_MSDU_END_9_LRO_ELIGIBLE 1122*5113495bSYour Name 1123*5113495bSYour Name Computed out of TCP and IP fields to indicate that this 1124*5113495bSYour Name MSDU is eligible for LRO 1125*5113495bSYour Name */ 1126*5113495bSYour Name #define RX_MSDU_END_9_LRO_ELIGIBLE_OFFSET 0x00000024 1127*5113495bSYour Name #define RX_MSDU_END_9_LRO_ELIGIBLE_LSB 9 1128*5113495bSYour Name #define RX_MSDU_END_9_LRO_ELIGIBLE_MASK 0x00000200 1129*5113495bSYour Name 1130*5113495bSYour Name /* Description RX_MSDU_END_9_RESERVED_9A 1131*5113495bSYour Name 1132*5113495bSYour Name NOTE: DO not assign a field... Internally used in 1133*5113495bSYour Name RXOLE.. 1134*5113495bSYour Name 1135*5113495bSYour Name <legal 0> 1136*5113495bSYour Name */ 1137*5113495bSYour Name #define RX_MSDU_END_9_RESERVED_9A_OFFSET 0x00000024 1138*5113495bSYour Name #define RX_MSDU_END_9_RESERVED_9A_LSB 10 1139*5113495bSYour Name #define RX_MSDU_END_9_RESERVED_9A_MASK 0x0000fc00 1140*5113495bSYour Name 1141*5113495bSYour Name /* Description RX_MSDU_END_9_WINDOW_SIZE 1142*5113495bSYour Name 1143*5113495bSYour Name TCP receive window size (as a number assembled from a 1144*5113495bSYour Name TCP packet in big-endian order, i.e. requiring a byte-swap 1145*5113495bSYour Name for little-endian FW/SW w.r.t. the byte order in a packet) 1146*5113495bSYour Name 1147*5113495bSYour Name 1148*5113495bSYour Name 1149*5113495bSYour Name In Pine, if 'RXOLE_R0_MISC_CONFIG. 1150*5113495bSYour Name OVERRIDE_MSDU_END_FIELDS' is set, msdu_length from 1151*5113495bSYour Name 'RX_MSDU_START' will be reported in the 14 LSBs here: 1152*5113495bSYour Name 1153*5113495bSYour Name MSDU length in bytes after decapsulation. This field is 1154*5113495bSYour Name still valid for MPDU frames without A-MSDU. It still 1155*5113495bSYour Name represents MSDU length after decapsulation. 1156*5113495bSYour Name 1157*5113495bSYour Name (Unsupported in HastingsPrime) 1158*5113495bSYour Name */ 1159*5113495bSYour Name #define RX_MSDU_END_9_WINDOW_SIZE_OFFSET 0x00000024 1160*5113495bSYour Name #define RX_MSDU_END_9_WINDOW_SIZE_LSB 16 1161*5113495bSYour Name #define RX_MSDU_END_9_WINDOW_SIZE_MASK 0xffff0000 1162*5113495bSYour Name 1163*5113495bSYour Name /* Description RX_MSDU_END_10_TCP_UDP_CHKSUM 1164*5113495bSYour Name 1165*5113495bSYour Name The value of the computed TCP/UDP checksum. A mode bit 1166*5113495bSYour Name selects whether this checksum is the full checksum or the 1167*5113495bSYour Name partial checksum which does not include the pseudo header. 1168*5113495bSYour Name (with the first byte in the MSB and the second byte in the 1169*5113495bSYour Name LSB, i.e. requiring a byte-swap for little-endian FW/SW 1170*5113495bSYour Name w.r.t. the byte order in a packet) 1171*5113495bSYour Name */ 1172*5113495bSYour Name #define RX_MSDU_END_10_TCP_UDP_CHKSUM_OFFSET 0x00000028 1173*5113495bSYour Name #define RX_MSDU_END_10_TCP_UDP_CHKSUM_LSB 0 1174*5113495bSYour Name #define RX_MSDU_END_10_TCP_UDP_CHKSUM_MASK 0x0000ffff 1175*5113495bSYour Name 1176*5113495bSYour Name /* Description RX_MSDU_END_10_SA_IDX_TIMEOUT 1177*5113495bSYour Name 1178*5113495bSYour Name Indicates an unsuccessful MAC source address search due 1179*5113495bSYour Name to the expiring of the search timer. 1180*5113495bSYour Name */ 1181*5113495bSYour Name #define RX_MSDU_END_10_SA_IDX_TIMEOUT_OFFSET 0x00000028 1182*5113495bSYour Name #define RX_MSDU_END_10_SA_IDX_TIMEOUT_LSB 16 1183*5113495bSYour Name #define RX_MSDU_END_10_SA_IDX_TIMEOUT_MASK 0x00010000 1184*5113495bSYour Name 1185*5113495bSYour Name /* Description RX_MSDU_END_10_DA_IDX_TIMEOUT 1186*5113495bSYour Name 1187*5113495bSYour Name Indicates an unsuccessful MAC destination address search 1188*5113495bSYour Name due to the expiring of the search timer. 1189*5113495bSYour Name */ 1190*5113495bSYour Name #define RX_MSDU_END_10_DA_IDX_TIMEOUT_OFFSET 0x00000028 1191*5113495bSYour Name #define RX_MSDU_END_10_DA_IDX_TIMEOUT_LSB 17 1192*5113495bSYour Name #define RX_MSDU_END_10_DA_IDX_TIMEOUT_MASK 0x00020000 1193*5113495bSYour Name 1194*5113495bSYour Name /* Description RX_MSDU_END_10_MSDU_LIMIT_ERROR 1195*5113495bSYour Name 1196*5113495bSYour Name Indicates that the MSDU threshold was exceeded and thus 1197*5113495bSYour Name all the rest of the MSDUs will not be scattered and will not 1198*5113495bSYour Name be decapsulated but will be DMA'ed in RAW format as a single 1199*5113495bSYour Name MSDU buffer 1200*5113495bSYour Name */ 1201*5113495bSYour Name #define RX_MSDU_END_10_MSDU_LIMIT_ERROR_OFFSET 0x00000028 1202*5113495bSYour Name #define RX_MSDU_END_10_MSDU_LIMIT_ERROR_LSB 18 1203*5113495bSYour Name #define RX_MSDU_END_10_MSDU_LIMIT_ERROR_MASK 0x00040000 1204*5113495bSYour Name 1205*5113495bSYour Name /* Description RX_MSDU_END_10_FLOW_IDX_TIMEOUT 1206*5113495bSYour Name 1207*5113495bSYour Name Indicates an unsuccessful flow search due to the 1208*5113495bSYour Name expiring of the search timer. 1209*5113495bSYour Name 1210*5113495bSYour Name <legal all> 1211*5113495bSYour Name */ 1212*5113495bSYour Name #define RX_MSDU_END_10_FLOW_IDX_TIMEOUT_OFFSET 0x00000028 1213*5113495bSYour Name #define RX_MSDU_END_10_FLOW_IDX_TIMEOUT_LSB 19 1214*5113495bSYour Name #define RX_MSDU_END_10_FLOW_IDX_TIMEOUT_MASK 0x00080000 1215*5113495bSYour Name 1216*5113495bSYour Name /* Description RX_MSDU_END_10_FLOW_IDX_INVALID 1217*5113495bSYour Name 1218*5113495bSYour Name flow id is not valid 1219*5113495bSYour Name 1220*5113495bSYour Name <legal all> 1221*5113495bSYour Name */ 1222*5113495bSYour Name #define RX_MSDU_END_10_FLOW_IDX_INVALID_OFFSET 0x00000028 1223*5113495bSYour Name #define RX_MSDU_END_10_FLOW_IDX_INVALID_LSB 20 1224*5113495bSYour Name #define RX_MSDU_END_10_FLOW_IDX_INVALID_MASK 0x00100000 1225*5113495bSYour Name 1226*5113495bSYour Name /* Description RX_MSDU_END_10_WIFI_PARSER_ERROR 1227*5113495bSYour Name 1228*5113495bSYour Name Indicates that the WiFi frame has one of the following 1229*5113495bSYour Name errors 1230*5113495bSYour Name 1231*5113495bSYour Name o has less than minimum allowed bytes as per standard 1232*5113495bSYour Name 1233*5113495bSYour Name o has incomplete VLAN LLC/SNAP (only for non A-MSDUs) 1234*5113495bSYour Name 1235*5113495bSYour Name <legal all> 1236*5113495bSYour Name */ 1237*5113495bSYour Name #define RX_MSDU_END_10_WIFI_PARSER_ERROR_OFFSET 0x00000028 1238*5113495bSYour Name #define RX_MSDU_END_10_WIFI_PARSER_ERROR_LSB 21 1239*5113495bSYour Name #define RX_MSDU_END_10_WIFI_PARSER_ERROR_MASK 0x00200000 1240*5113495bSYour Name 1241*5113495bSYour Name /* Description RX_MSDU_END_10_AMSDU_PARSER_ERROR 1242*5113495bSYour Name 1243*5113495bSYour Name A-MSDU could not be properly de-agregated. 1244*5113495bSYour Name 1245*5113495bSYour Name <legal all> 1246*5113495bSYour Name */ 1247*5113495bSYour Name #define RX_MSDU_END_10_AMSDU_PARSER_ERROR_OFFSET 0x00000028 1248*5113495bSYour Name #define RX_MSDU_END_10_AMSDU_PARSER_ERROR_LSB 22 1249*5113495bSYour Name #define RX_MSDU_END_10_AMSDU_PARSER_ERROR_MASK 0x00400000 1250*5113495bSYour Name 1251*5113495bSYour Name /* Description RX_MSDU_END_10_SA_IS_VALID 1252*5113495bSYour Name 1253*5113495bSYour Name Indicates that OLE found a valid SA entry 1254*5113495bSYour Name */ 1255*5113495bSYour Name #define RX_MSDU_END_10_SA_IS_VALID_OFFSET 0x00000028 1256*5113495bSYour Name #define RX_MSDU_END_10_SA_IS_VALID_LSB 23 1257*5113495bSYour Name #define RX_MSDU_END_10_SA_IS_VALID_MASK 0x00800000 1258*5113495bSYour Name 1259*5113495bSYour Name /* Description RX_MSDU_END_10_DA_IS_VALID 1260*5113495bSYour Name 1261*5113495bSYour Name Indicates that OLE found a valid DA entry 1262*5113495bSYour Name */ 1263*5113495bSYour Name #define RX_MSDU_END_10_DA_IS_VALID_OFFSET 0x00000028 1264*5113495bSYour Name #define RX_MSDU_END_10_DA_IS_VALID_LSB 24 1265*5113495bSYour Name #define RX_MSDU_END_10_DA_IS_VALID_MASK 0x01000000 1266*5113495bSYour Name 1267*5113495bSYour Name /* Description RX_MSDU_END_10_DA_IS_MCBC 1268*5113495bSYour Name 1269*5113495bSYour Name Field Only valid if da_is_valid is set 1270*5113495bSYour Name 1271*5113495bSYour Name 1272*5113495bSYour Name 1273*5113495bSYour Name Indicates the DA address was a Multicast of Broadcast 1274*5113495bSYour Name address. 1275*5113495bSYour Name */ 1276*5113495bSYour Name #define RX_MSDU_END_10_DA_IS_MCBC_OFFSET 0x00000028 1277*5113495bSYour Name #define RX_MSDU_END_10_DA_IS_MCBC_LSB 25 1278*5113495bSYour Name #define RX_MSDU_END_10_DA_IS_MCBC_MASK 0x02000000 1279*5113495bSYour Name 1280*5113495bSYour Name /* Description RX_MSDU_END_10_L3_HEADER_PADDING 1281*5113495bSYour Name 1282*5113495bSYour Name Number of bytes padded to make sure that the L3 header 1283*5113495bSYour Name will always start of a Dword boundary 1284*5113495bSYour Name */ 1285*5113495bSYour Name #define RX_MSDU_END_10_L3_HEADER_PADDING_OFFSET 0x00000028 1286*5113495bSYour Name #define RX_MSDU_END_10_L3_HEADER_PADDING_LSB 26 1287*5113495bSYour Name #define RX_MSDU_END_10_L3_HEADER_PADDING_MASK 0x0c000000 1288*5113495bSYour Name 1289*5113495bSYour Name /* Description RX_MSDU_END_10_FIRST_MSDU 1290*5113495bSYour Name 1291*5113495bSYour Name Indicates the first MSDU of A-MSDU. If both first_msdu 1292*5113495bSYour Name and last_msdu are set in the MSDU then this is a 1293*5113495bSYour Name non-aggregated MSDU frame: normal MPDU. Interior MSDU in an 1294*5113495bSYour Name A-MSDU shall have both first_mpdu and last_mpdu bits set to 1295*5113495bSYour Name 0. 1296*5113495bSYour Name */ 1297*5113495bSYour Name #define RX_MSDU_END_10_FIRST_MSDU_OFFSET 0x00000028 1298*5113495bSYour Name #define RX_MSDU_END_10_FIRST_MSDU_LSB 28 1299*5113495bSYour Name #define RX_MSDU_END_10_FIRST_MSDU_MASK 0x10000000 1300*5113495bSYour Name 1301*5113495bSYour Name /* Description RX_MSDU_END_10_LAST_MSDU 1302*5113495bSYour Name 1303*5113495bSYour Name Indicates the last MSDU of the A-MSDU. MPDU end status 1304*5113495bSYour Name is only valid when last_msdu is set. 1305*5113495bSYour Name */ 1306*5113495bSYour Name #define RX_MSDU_END_10_LAST_MSDU_OFFSET 0x00000028 1307*5113495bSYour Name #define RX_MSDU_END_10_LAST_MSDU_LSB 29 1308*5113495bSYour Name #define RX_MSDU_END_10_LAST_MSDU_MASK 0x20000000 1309*5113495bSYour Name 1310*5113495bSYour Name /* Description RX_MSDU_END_10_TCP_UDP_CHKSUM_FAIL 1311*5113495bSYour Name 1312*5113495bSYour Name if 'RXOLE_R0_MISC_CONFIG. OVERRIDE_MSDU_END_FIELDS' is 1313*5113495bSYour Name set, tcp_udp_chksum_fail from 'RX_ATTENTION' will be 1314*5113495bSYour Name reported here: 1315*5113495bSYour Name 1316*5113495bSYour Name Indicates that the computed checksum (tcp_udp_chksum) 1317*5113495bSYour Name did not match the checksum in the TCP/UDP header. 1318*5113495bSYour Name 1319*5113495bSYour Name (unsupported in HastingsPrime) 1320*5113495bSYour Name */ 1321*5113495bSYour Name #define RX_MSDU_END_10_TCP_UDP_CHKSUM_FAIL_OFFSET 0x00000028 1322*5113495bSYour Name #define RX_MSDU_END_10_TCP_UDP_CHKSUM_FAIL_LSB 30 1323*5113495bSYour Name #define RX_MSDU_END_10_TCP_UDP_CHKSUM_FAIL_MASK 0x40000000 1324*5113495bSYour Name 1325*5113495bSYour Name /* Description RX_MSDU_END_10_IP_CHKSUM_FAIL 1326*5113495bSYour Name 1327*5113495bSYour Name If 'RXOLE_R0_MISC_CONFIG. OVERRIDE_MSDU_END_FIELDS' is 1328*5113495bSYour Name set, ip_chksum_fail from 'RX_MSDU_START' will be reported in 1329*5113495bSYour Name the MSB here: 1330*5113495bSYour Name 1331*5113495bSYour Name Indicates that the computed checksum (ip_hdr_chksum) did 1332*5113495bSYour Name not match the checksum in the IP header. 1333*5113495bSYour Name 1334*5113495bSYour Name (unsupported in HastingsPrime) 1335*5113495bSYour Name */ 1336*5113495bSYour Name #define RX_MSDU_END_10_IP_CHKSUM_FAIL_OFFSET 0x00000028 1337*5113495bSYour Name #define RX_MSDU_END_10_IP_CHKSUM_FAIL_LSB 31 1338*5113495bSYour Name #define RX_MSDU_END_10_IP_CHKSUM_FAIL_MASK 0x80000000 1339*5113495bSYour Name 1340*5113495bSYour Name /* Description RX_MSDU_END_11_SA_IDX 1341*5113495bSYour Name 1342*5113495bSYour Name The offset in the address table which matches the MAC 1343*5113495bSYour Name source address. 1344*5113495bSYour Name */ 1345*5113495bSYour Name #define RX_MSDU_END_11_SA_IDX_OFFSET 0x0000002c 1346*5113495bSYour Name #define RX_MSDU_END_11_SA_IDX_LSB 0 1347*5113495bSYour Name #define RX_MSDU_END_11_SA_IDX_MASK 0x0000ffff 1348*5113495bSYour Name 1349*5113495bSYour Name /* Description RX_MSDU_END_11_DA_IDX_OR_SW_PEER_ID 1350*5113495bSYour Name 1351*5113495bSYour Name Based on a register configuration in RXOLE, this field 1352*5113495bSYour Name will contain: 1353*5113495bSYour Name 1354*5113495bSYour Name The offset in the address table which matches the MAC 1355*5113495bSYour Name destination address 1356*5113495bSYour Name 1357*5113495bSYour Name OR: 1358*5113495bSYour Name 1359*5113495bSYour Name sw_peer_id from the address search entry corresponding 1360*5113495bSYour Name to the destination address of the MSDU 1361*5113495bSYour Name */ 1362*5113495bSYour Name #define RX_MSDU_END_11_DA_IDX_OR_SW_PEER_ID_OFFSET 0x0000002c 1363*5113495bSYour Name #define RX_MSDU_END_11_DA_IDX_OR_SW_PEER_ID_LSB 16 1364*5113495bSYour Name #define RX_MSDU_END_11_DA_IDX_OR_SW_PEER_ID_MASK 0xffff0000 1365*5113495bSYour Name 1366*5113495bSYour Name /* Description RX_MSDU_END_12_MSDU_DROP 1367*5113495bSYour Name 1368*5113495bSYour Name When set, REO shall drop this MSDU and not forward it to 1369*5113495bSYour Name any other ring... 1370*5113495bSYour Name 1371*5113495bSYour Name <legal all> 1372*5113495bSYour Name */ 1373*5113495bSYour Name #define RX_MSDU_END_12_MSDU_DROP_OFFSET 0x00000030 1374*5113495bSYour Name #define RX_MSDU_END_12_MSDU_DROP_LSB 0 1375*5113495bSYour Name #define RX_MSDU_END_12_MSDU_DROP_MASK 0x00000001 1376*5113495bSYour Name 1377*5113495bSYour Name /* Description RX_MSDU_END_12_REO_DESTINATION_INDICATION 1378*5113495bSYour Name 1379*5113495bSYour Name The ID of the REO exit ring where the MSDU frame shall 1380*5113495bSYour Name push after (MPDU level) reordering has finished. 1381*5113495bSYour Name 1382*5113495bSYour Name 1383*5113495bSYour Name 1384*5113495bSYour Name <enum 0 reo_destination_tcl> Reo will push the frame 1385*5113495bSYour Name into the REO2TCL ring 1386*5113495bSYour Name 1387*5113495bSYour Name <enum 1 reo_destination_sw1> Reo will push the frame 1388*5113495bSYour Name into the REO2SW1 ring 1389*5113495bSYour Name 1390*5113495bSYour Name <enum 2 reo_destination_sw2> Reo will push the frame 1391*5113495bSYour Name into the REO2SW2 ring 1392*5113495bSYour Name 1393*5113495bSYour Name <enum 3 reo_destination_sw3> Reo will push the frame 1394*5113495bSYour Name into the REO2SW3 ring 1395*5113495bSYour Name 1396*5113495bSYour Name <enum 4 reo_destination_sw4> Reo will push the frame 1397*5113495bSYour Name into the REO2SW4 ring 1398*5113495bSYour Name 1399*5113495bSYour Name <enum 5 reo_destination_release> Reo will push the frame 1400*5113495bSYour Name into the REO_release ring 1401*5113495bSYour Name 1402*5113495bSYour Name <enum 6 reo_destination_fw> Reo will push the frame into 1403*5113495bSYour Name the REO2FW ring 1404*5113495bSYour Name 1405*5113495bSYour Name <enum 7 reo_destination_sw5> Reo will push the frame 1406*5113495bSYour Name into the REO2SW5 ring (REO remaps this in chips without 1407*5113495bSYour Name REO2SW5 ring, e.g. Pine) 1408*5113495bSYour Name 1409*5113495bSYour Name <enum 8 reo_destination_sw6> Reo will push the frame 1410*5113495bSYour Name into the REO2SW6 ring (REO remaps this in chips without 1411*5113495bSYour Name REO2SW6 ring, e.g. Pine) 1412*5113495bSYour Name 1413*5113495bSYour Name <enum 9 reo_destination_9> REO remaps this <enum 10 1414*5113495bSYour Name reo_destination_10> REO remaps this 1415*5113495bSYour Name 1416*5113495bSYour Name <enum 11 reo_destination_11> REO remaps this 1417*5113495bSYour Name 1418*5113495bSYour Name <enum 12 reo_destination_12> REO remaps this <enum 13 1419*5113495bSYour Name reo_destination_13> REO remaps this 1420*5113495bSYour Name 1421*5113495bSYour Name <enum 14 reo_destination_14> REO remaps this 1422*5113495bSYour Name 1423*5113495bSYour Name <enum 15 reo_destination_15> REO remaps this 1424*5113495bSYour Name 1425*5113495bSYour Name <enum 16 reo_destination_16> REO remaps this 1426*5113495bSYour Name 1427*5113495bSYour Name <enum 17 reo_destination_17> REO remaps this 1428*5113495bSYour Name 1429*5113495bSYour Name <enum 18 reo_destination_18> REO remaps this 1430*5113495bSYour Name 1431*5113495bSYour Name <enum 19 reo_destination_19> REO remaps this 1432*5113495bSYour Name 1433*5113495bSYour Name <enum 20 reo_destination_20> REO remaps this 1434*5113495bSYour Name 1435*5113495bSYour Name <enum 21 reo_destination_21> REO remaps this 1436*5113495bSYour Name 1437*5113495bSYour Name <enum 22 reo_destination_22> REO remaps this 1438*5113495bSYour Name 1439*5113495bSYour Name <enum 23 reo_destination_23> REO remaps this 1440*5113495bSYour Name 1441*5113495bSYour Name <enum 24 reo_destination_24> REO remaps this 1442*5113495bSYour Name 1443*5113495bSYour Name <enum 25 reo_destination_25> REO remaps this 1444*5113495bSYour Name 1445*5113495bSYour Name <enum 26 reo_destination_26> REO remaps this 1446*5113495bSYour Name 1447*5113495bSYour Name <enum 27 reo_destination_27> REO remaps this 1448*5113495bSYour Name 1449*5113495bSYour Name <enum 28 reo_destination_28> REO remaps this 1450*5113495bSYour Name 1451*5113495bSYour Name <enum 29 reo_destination_29> REO remaps this 1452*5113495bSYour Name 1453*5113495bSYour Name <enum 30 reo_destination_30> REO remaps this 1454*5113495bSYour Name 1455*5113495bSYour Name <enum 31 reo_destination_31> REO remaps this 1456*5113495bSYour Name 1457*5113495bSYour Name 1458*5113495bSYour Name 1459*5113495bSYour Name <legal all> 1460*5113495bSYour Name */ 1461*5113495bSYour Name #define RX_MSDU_END_12_REO_DESTINATION_INDICATION_OFFSET 0x00000030 1462*5113495bSYour Name #define RX_MSDU_END_12_REO_DESTINATION_INDICATION_LSB 1 1463*5113495bSYour Name #define RX_MSDU_END_12_REO_DESTINATION_INDICATION_MASK 0x0000003e 1464*5113495bSYour Name 1465*5113495bSYour Name /* Description RX_MSDU_END_12_FLOW_IDX 1466*5113495bSYour Name 1467*5113495bSYour Name Flow table index 1468*5113495bSYour Name 1469*5113495bSYour Name <legal all> 1470*5113495bSYour Name */ 1471*5113495bSYour Name #define RX_MSDU_END_12_FLOW_IDX_OFFSET 0x00000030 1472*5113495bSYour Name #define RX_MSDU_END_12_FLOW_IDX_LSB 6 1473*5113495bSYour Name #define RX_MSDU_END_12_FLOW_IDX_MASK 0x03ffffc0 1474*5113495bSYour Name 1475*5113495bSYour Name /* Description RX_MSDU_END_12_RESERVED_12A 1476*5113495bSYour Name 1477*5113495bSYour Name <legal 0> 1478*5113495bSYour Name */ 1479*5113495bSYour Name #define RX_MSDU_END_12_RESERVED_12A_OFFSET 0x00000030 1480*5113495bSYour Name #define RX_MSDU_END_12_RESERVED_12A_LSB 26 1481*5113495bSYour Name #define RX_MSDU_END_12_RESERVED_12A_MASK 0xfc000000 1482*5113495bSYour Name 1483*5113495bSYour Name /* Description RX_MSDU_END_13_FSE_METADATA 1484*5113495bSYour Name 1485*5113495bSYour Name FSE related meta data: 1486*5113495bSYour Name 1487*5113495bSYour Name <legal all> 1488*5113495bSYour Name */ 1489*5113495bSYour Name #define RX_MSDU_END_13_FSE_METADATA_OFFSET 0x00000034 1490*5113495bSYour Name #define RX_MSDU_END_13_FSE_METADATA_LSB 0 1491*5113495bSYour Name #define RX_MSDU_END_13_FSE_METADATA_MASK 0xffffffff 1492*5113495bSYour Name 1493*5113495bSYour Name /* Description RX_MSDU_END_14_CCE_METADATA 1494*5113495bSYour Name 1495*5113495bSYour Name CCE related meta data: 1496*5113495bSYour Name 1497*5113495bSYour Name <legal all> 1498*5113495bSYour Name */ 1499*5113495bSYour Name #define RX_MSDU_END_14_CCE_METADATA_OFFSET 0x00000038 1500*5113495bSYour Name #define RX_MSDU_END_14_CCE_METADATA_LSB 0 1501*5113495bSYour Name #define RX_MSDU_END_14_CCE_METADATA_MASK 0x0000ffff 1502*5113495bSYour Name 1503*5113495bSYour Name /* Description RX_MSDU_END_14_SA_SW_PEER_ID 1504*5113495bSYour Name 1505*5113495bSYour Name sw_peer_id from the address search entry corresponding 1506*5113495bSYour Name to the source address of the MSDU 1507*5113495bSYour Name 1508*5113495bSYour Name <legal all> 1509*5113495bSYour Name */ 1510*5113495bSYour Name #define RX_MSDU_END_14_SA_SW_PEER_ID_OFFSET 0x00000038 1511*5113495bSYour Name #define RX_MSDU_END_14_SA_SW_PEER_ID_LSB 16 1512*5113495bSYour Name #define RX_MSDU_END_14_SA_SW_PEER_ID_MASK 0xffff0000 1513*5113495bSYour Name 1514*5113495bSYour Name /* Description RX_MSDU_END_15_AGGREGATION_COUNT 1515*5113495bSYour Name 1516*5113495bSYour Name FISA: Number of MSDU's aggregated so far 1517*5113495bSYour Name 1518*5113495bSYour Name 1519*5113495bSYour Name 1520*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 1521*5113495bSYour Name 1522*5113495bSYour Name <legal all> 1523*5113495bSYour Name */ 1524*5113495bSYour Name #define RX_MSDU_END_15_AGGREGATION_COUNT_OFFSET 0x0000003c 1525*5113495bSYour Name #define RX_MSDU_END_15_AGGREGATION_COUNT_LSB 0 1526*5113495bSYour Name #define RX_MSDU_END_15_AGGREGATION_COUNT_MASK 0x000000ff 1527*5113495bSYour Name 1528*5113495bSYour Name /* Description RX_MSDU_END_15_FLOW_AGGREGATION_CONTINUATION 1529*5113495bSYour Name 1530*5113495bSYour Name FISA: To indicate that this MSDU can be aggregated with 1531*5113495bSYour Name the previous packet with the same flow id 1532*5113495bSYour Name 1533*5113495bSYour Name 1534*5113495bSYour Name 1535*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 1536*5113495bSYour Name 1537*5113495bSYour Name <legal all> 1538*5113495bSYour Name */ 1539*5113495bSYour Name #define RX_MSDU_END_15_FLOW_AGGREGATION_CONTINUATION_OFFSET 0x0000003c 1540*5113495bSYour Name #define RX_MSDU_END_15_FLOW_AGGREGATION_CONTINUATION_LSB 8 1541*5113495bSYour Name #define RX_MSDU_END_15_FLOW_AGGREGATION_CONTINUATION_MASK 0x00000100 1542*5113495bSYour Name 1543*5113495bSYour Name /* Description RX_MSDU_END_15_FISA_TIMEOUT 1544*5113495bSYour Name 1545*5113495bSYour Name FISA: To indicate that the aggregation has restarted for 1546*5113495bSYour Name this flow due to timeout 1547*5113495bSYour Name 1548*5113495bSYour Name 1549*5113495bSYour Name 1550*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 1551*5113495bSYour Name 1552*5113495bSYour Name <legal all> 1553*5113495bSYour Name */ 1554*5113495bSYour Name #define RX_MSDU_END_15_FISA_TIMEOUT_OFFSET 0x0000003c 1555*5113495bSYour Name #define RX_MSDU_END_15_FISA_TIMEOUT_LSB 9 1556*5113495bSYour Name #define RX_MSDU_END_15_FISA_TIMEOUT_MASK 0x00000200 1557*5113495bSYour Name 1558*5113495bSYour Name /* Description RX_MSDU_END_15_RESERVED_15A 1559*5113495bSYour Name 1560*5113495bSYour Name <legal 0> 1561*5113495bSYour Name */ 1562*5113495bSYour Name #define RX_MSDU_END_15_RESERVED_15A_OFFSET 0x0000003c 1563*5113495bSYour Name #define RX_MSDU_END_15_RESERVED_15A_LSB 10 1564*5113495bSYour Name #define RX_MSDU_END_15_RESERVED_15A_MASK 0xfffffc00 1565*5113495bSYour Name 1566*5113495bSYour Name /* Description RX_MSDU_END_16_CUMULATIVE_L4_CHECKSUM 1567*5113495bSYour Name 1568*5113495bSYour Name FISA: checksum for MSDU's that is part of this flow 1569*5113495bSYour Name aggregated so far 1570*5113495bSYour Name 1571*5113495bSYour Name 1572*5113495bSYour Name 1573*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 1574*5113495bSYour Name 1575*5113495bSYour Name <legal all> 1576*5113495bSYour Name */ 1577*5113495bSYour Name #define RX_MSDU_END_16_CUMULATIVE_L4_CHECKSUM_OFFSET 0x00000040 1578*5113495bSYour Name #define RX_MSDU_END_16_CUMULATIVE_L4_CHECKSUM_LSB 0 1579*5113495bSYour Name #define RX_MSDU_END_16_CUMULATIVE_L4_CHECKSUM_MASK 0x0000ffff 1580*5113495bSYour Name 1581*5113495bSYour Name /* Description RX_MSDU_END_16_CUMULATIVE_IP_LENGTH 1582*5113495bSYour Name 1583*5113495bSYour Name FISA: Total MSDU length that is part of this flow 1584*5113495bSYour Name aggregated so far 1585*5113495bSYour Name 1586*5113495bSYour Name 1587*5113495bSYour Name 1588*5113495bSYour Name Set to zero in chips not supporting FISA, e.g. Pine 1589*5113495bSYour Name 1590*5113495bSYour Name <legal all> 1591*5113495bSYour Name */ 1592*5113495bSYour Name #define RX_MSDU_END_16_CUMULATIVE_IP_LENGTH_OFFSET 0x00000040 1593*5113495bSYour Name #define RX_MSDU_END_16_CUMULATIVE_IP_LENGTH_LSB 16 1594*5113495bSYour Name #define RX_MSDU_END_16_CUMULATIVE_IP_LENGTH_MASK 0xffff0000 1595*5113495bSYour Name 1596*5113495bSYour Name 1597*5113495bSYour Name #endif // _RX_MSDU_END_H_ 1598