xref: /wlan-driver/fw-api/hw/qcn9224/v2/phyrx_abort_request_info.h (revision 5113495b16420b49004c444715d2daae2066e7dc)
1 
2 /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
3  *
4  * Permission to use, copy, modify, and/or distribute this software for any
5  * purpose with or without fee is hereby granted, provided that the above
6  * copyright notice and this permission notice appear in all copies.
7  *
8  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15  */
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 #ifndef _PHYRX_ABORT_REQUEST_INFO_H_
27 #define _PHYRX_ABORT_REQUEST_INFO_H_
28 #if !defined(__ASSEMBLER__)
29 #endif
30 
31 #define NUM_OF_DWORDS_PHYRX_ABORT_REQUEST_INFO 1
32 
33 
34 struct phyrx_abort_request_info {
35 #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
36              uint32_t phyrx_abort_reason                                      :  8,
37                       phy_enters_nap_state                                    :  1,
38                       phy_enters_defer_state                                  :  1,
39                       reserved_0                                              :  6,
40                       receive_duration                                        : 16;
41 #else
42              uint32_t receive_duration                                        : 16,
43                       reserved_0                                              :  6,
44                       phy_enters_defer_state                                  :  1,
45                       phy_enters_nap_state                                    :  1,
46                       phyrx_abort_reason                                      :  8;
47 #endif
48 };
49 
50 
51 
52 
53 #define PHYRX_ABORT_REQUEST_INFO_PHYRX_ABORT_REASON_OFFSET                          0x00000000
54 #define PHYRX_ABORT_REQUEST_INFO_PHYRX_ABORT_REASON_LSB                             0
55 #define PHYRX_ABORT_REQUEST_INFO_PHYRX_ABORT_REASON_MSB                             7
56 #define PHYRX_ABORT_REQUEST_INFO_PHYRX_ABORT_REASON_MASK                            0x000000ff
57 
58 
59 
60 
61 #define PHYRX_ABORT_REQUEST_INFO_PHY_ENTERS_NAP_STATE_OFFSET                        0x00000000
62 #define PHYRX_ABORT_REQUEST_INFO_PHY_ENTERS_NAP_STATE_LSB                           8
63 #define PHYRX_ABORT_REQUEST_INFO_PHY_ENTERS_NAP_STATE_MSB                           8
64 #define PHYRX_ABORT_REQUEST_INFO_PHY_ENTERS_NAP_STATE_MASK                          0x00000100
65 
66 
67 
68 
69 #define PHYRX_ABORT_REQUEST_INFO_PHY_ENTERS_DEFER_STATE_OFFSET                      0x00000000
70 #define PHYRX_ABORT_REQUEST_INFO_PHY_ENTERS_DEFER_STATE_LSB                         9
71 #define PHYRX_ABORT_REQUEST_INFO_PHY_ENTERS_DEFER_STATE_MSB                         9
72 #define PHYRX_ABORT_REQUEST_INFO_PHY_ENTERS_DEFER_STATE_MASK                        0x00000200
73 
74 
75 
76 
77 #define PHYRX_ABORT_REQUEST_INFO_RESERVED_0_OFFSET                                  0x00000000
78 #define PHYRX_ABORT_REQUEST_INFO_RESERVED_0_LSB                                     10
79 #define PHYRX_ABORT_REQUEST_INFO_RESERVED_0_MSB                                     15
80 #define PHYRX_ABORT_REQUEST_INFO_RESERVED_0_MASK                                    0x0000fc00
81 
82 
83 
84 
85 #define PHYRX_ABORT_REQUEST_INFO_RECEIVE_DURATION_OFFSET                            0x00000000
86 #define PHYRX_ABORT_REQUEST_INFO_RECEIVE_DURATION_LSB                               16
87 #define PHYRX_ABORT_REQUEST_INFO_RECEIVE_DURATION_MSB                               31
88 #define PHYRX_ABORT_REQUEST_INFO_RECEIVE_DURATION_MASK                              0xffff0000
89 
90 
91 
92 #endif
93